搜索资源列表
-
0下载:
是Nios II處理器下客製化指令的一個32位元浮點數除法器,可將兩IEEE 754格式的值進行相除,Nios II processors are customized instruction under a 32-bit floating-point divider can be two format IEEE 754 value division
-
-
1下载:
verilog HDL编写的浮点除法器,编译通过,可综合。压缩包包含三个文件。-verilog HDL write floating-point divider, compile, can be integrated. Archive contains three files.
-
-
0下载:
基于FPGA单精度浮点除法器的实现,有一些源代码,仅供参考。-FPGA-based single-precision floating-point divider realization, there are some source code, for reference purposes only.
-
-
0下载:
单精度浮点数除法器。用组合逻辑实现。高精度。-Single-precision floating point divider.
-
-
0下载:
floating point divider for 32 bit with test bench
-