搜索资源列表
ad9958
- AD9958是一款功能强大的DDS芯片，是AD公司新上市的产品，能够产生标准信号已及线性调频，非线性调频等信号。-AD9958 is a new chip with much more greater function.It is very suitable in signal processing. It can generate kinds of signal format such as standord signal and lfm signal.
HexatoSSD
- VHDL program. It s a converter from Hex to SSD format using Cyclone -VHDL program. It s a converter from Hex to SSD format using Cyclone II
ICDesignVHDLTutorial
- 《集成电路设计VHDL教程》一书中的源文件，都是VHD格式的！-" IC Design VHDL Tutorial," a book of the source file is VHD format!
fix_float
- 该程序的功能是将18位的定点数转换成15位（1，5，9）格式的浮点数，-The program' s function is to set the 18-bit conversion of 15 points (1,5,9) format floating-point,
float_fixnumber
- 将15位（1，5，9）格式的浮点数转换成18位的定点数-To 15 (1,5,9) floating-point format into 18 fixed points
LED
- VHDL LED七段译码程序,程序为txt格式，请自行另存为vdh后缀的文件-VHDL LED seven-segment decoding process, procedures txt format, please use the Save As vdh file suffix
codeb_generator5
- B码的产生 使用B码进行校时 用来产生B码 以及B码的格式 说明-B generated code when using the B codes school code used to generate B and B code format descr iption
RGB_proc
- RGB格式Verilog硬件描述语言进行黑白 灰度 反片效果变换源码-RGB format Verilog hardware descr iption language for black and white gray scale anti-film effect transform source
grlib
- gaisler lib. Format .vhd
sdram
- 通过 UART 读写 SDRAM verilog 源代码 通过 UART 的接口发送命令来读写 SDRAM 命令格式如下： 00 02 0011 1111 2222 00： 写数据 02： 写个数 0011： 写地址 1111 2222： 写数据， 是 16 bit， 每写完一个数据，向串口发送 FF 回应； 输出： FF FF 01 03 0044 01: 读sdram 03： 读的个数 0044: 读的地址 输出： xxxx xx
m_encoder
- 将写入的数据用曼彻斯特码格式从meout口输出，所需内部存储单元可根据所使用不同的FPGA类型由相应的编译软件产生所需双端口RAM模块-The data will be written by Manchester code format from meout port output, the required internal storage unit can be used according to the different types of FPGA Compiler software f
dsp_ohp
- Digital signal processing overhead slides in post scr ipt format
timing_analysis_1.pdf
- altera 公司有关time analysis 的文档...对于verilog初学者以及编程格式规范化有很大的帮助.-altera company documents on time analysis ... beginners and verilog programming format for the standardization of great help.
TX-1C
- TX-1C型实验板,实现源码模板，不是PDF格式的文件，-TX-1C-based target board, to achieve source code template, not the PDF format,
FPGA_CLB
- FPGA可编程逻辑模块CLB的设计，pdf格式，希望对大家有帮助-FPGA programmable logic block CLB design, pdf format, we hope to help
ISE_guide
- ISE使用指导，简单介绍了ISE的开发流程，pdf格式，希望对大家有帮助-ISE to use the guide, a brief introduction of the ISE' s development process, pdf format, we hope to help
vga_principle
- vga显示原理与vga时序实现，doc格式，希望对大家有所帮助-vga vga display timing and realization of the principle, doc format, we hope to help
FPGAdesign
- FPGA设计全流程 pdf格式电子文档 fpgadesign-FPGA design of the whole process of electronic documents fpgadesign pdf format
fifo
- frist in frist out in pdf format
Asynchronous_slavefifo.v
- data trasfer from fpga to usb device developed in vhdl format