搜索资源列表
mealy FSM
- mealy fsm 和moore fsm-mealy Fsm and moore Fsm
MEALY
- 状态机设计，用VHDL进行MEALY型状态机的设计。由于两个程序本身有延时现象，本实验进行了改进。
vhdl_model.rar
- VHDL实例，各个方面均有，基本语法，状态机，汉明码，寄存器，步进电机控制器，表决器，多路选择器，译码器等等,VHDL model,include: basic grammer,moore mealy state machine,register,counter,multi,decoder,et..
example2.rar
- 状态机一般分为三种类型：Moore型、Mealy型和混合型。此程序描述了Moore型状态机的基本构成，并配以波形仿真。,State machine will generally be divided into three types: Moore-type, Mealy-type and mixed type. This procedure describes the state machine of the Moore-type basic component, and with simula
VHDL
- 状态机及其VHDL设计,详细介绍了状态机的基本结构、功能和分类，以及有限状态机的一般设计思路与方法、状态机编码方案的恰当选取、Moore和Mealy状态机的本质区别及设计实现-State machine and the VHDL design, described in detail the basic structure of state machines, function and classification, as well as finite state machine of the
(Mealy)
- 状态机的基础,实现状态之间的转换,四个状态在不同情况的转换功能-The basis of state machine to achieve a state of transition between the four different situations in the state of the conversion function
mealy1
- mealy 状态机的独热编码源程序，接受么mealy状态机的编写规则。-mealy state machine of one-hot encoding source code, you mealy state machine to accept the preparation of the rules.
example2
- 状态机一般分为三种类型： Moore 型状态机：次态=f(现状，输入)，输出=f （现状）； Mealy 型状态机：次态=f(现状，输入)，输出=f （现状，输入）； 混合型状态机。 -State machine is generally divided into three types: Moore-type state machine: sub-state = f (the status quo, input), output = f (status) Mealy
sdmlbeh
- This code implements the behavioral modelling of mealy type sequence detector to detect the sequence 1010. The code is a quartus project file.
sdmlstruct
- This code implements the structural modelling of mealy type sequence detector to detect the sequence 1010. The code is a quartus project file
sdmrstruct
- This code implements the structural modelling of mealy type sequence detector to detect the sequence 1010. The code is a quartus project file
vhdl_pgms
- Program for Counter, mealy machine, moore machine, ones counter, seven segment with zero blanking and shift register in VHDL.
Mealy
- mealay model with testbench
mealymoore
- verilog project for mealy and moore
mealy
- MEALY fsm source code in vhdl, implemented on fpga
mealy
- mealy型状态机的描写，里面有详细的步骤和源程序-mealy state machine descr iption, there are detailed steps and source code
mealy
- 此代码能够运用状态机的思想实现mealy型的时序逻辑电路-This code can use state machine thought realize mealy type of sequential logic circuit
Mealy-FSM
- 这个程序描述的是模拟并实现了米里有限状态机的功能的实例-This procedure describes the simulation and Mealy finite state machine instance
Mealy
- VerilogHDL语言实现的Mealy序列检测器-VerilogHDL language of Mealy sequence detector
Mealy
- Example of Mealy sequence in VHDL