搜索资源列表
FPGA-based-DAC
- 用fpga实现的DA转换器,有说明和源码,VDHL文件。 A PLD Based Delta-Sigma DAC Delta-Sigma modulation is the simple, yet powerful, technique responsible for the extraordinary performance and low cost of today s audio CD players. The simplest Delta-Sigma DAC cons
DDR2_16bit
- ddr2原理图设计,原厂电路图设计,很好很强大 16bit-ddr2 schematic design, the original schematic design, a very powerful 16bit
divider
- 由VHDL撰写的强大多功能除频器,只需由上方参数载入除频数N及N的宽度(2的次方)即可使用。 可以除以任意整数,包含奇数。-Written by the powerful multi-functional VHDL divider, just above the parameters included in addition to the frequency width of N, N-(2 power) can be used. Can be divided by any integer,
mcpu_1.06b
- MCPU is a minimal cpu aimed to fit into a 32 Macrocell CPLD - one of the smallest available programmable logic devices. While this CPU is not powerful enough for real world applications it has proven itself as a valuable educational tool. The source
clock
- verilog 实现的跑表程序。可以对这个程序加以修改,可是显现电子钟的设计。设计可以根据需要实现分秒。同时可以改成是LED的跑等程序。功能强大的很!-verilog implementation stopwatch program. This procedure can be modified, but the show clock designs. Design can be according to the need to achieve every second. At the same
EBCode21
- 功能很强大!!!希望大叫多多指教,共同进步,一块发展-Function is very powerful! ! ! Hope that the exhibitions shouting and common progress, a development
MAX-PLUSII-soft
- MAX+PLUSII软件是一个功能强大,容易使用的软件包,它可以以图 形方式、文字输入方式(AHDL、VHDL和VERILOG)和波形方式输入设计文 件,可以编译并形成各种能够下装到EPROM和各种ALTERA器件的文件,还可 以进行仿真以检验设计的准确性,下面举例说明该软件的使用-MAX+ PLUSII software is a powerful, easy-to-use software package, which can graphically, text input me
Virtex-5family
- Virtex™ -5 系列提供 FPGA 市场中最新最强大的功能。Virtex-5 系列采用第二代 ASMBL™ (高级硅片组合模块)列式架构, 包含四种截然不同的平台(子系列),比此前任何 FPGA 系列提供的选择范围都大。每种平台都包含不同的功能配比,以满 足诸多高级逻辑设计的需求。-Virtex ™ -5 family provides the latest FPGA market, the most powerful features. Virtex-5 s
fpga.fifo
- 异步FIFO是用来适配不同时钟域之间的相位差和频率飘移的重要模块。本文设计的异步FIFO采用了格雷(GRAY)变换技术和双端口RAM实现了不同时钟域之间的数据无损传输。该结构利用了GRAY变换的特点,使得整个系统可靠性高和抗干扰能力强,系统可以工作在读写时钟频率漂移达到正负300PPM的恶劣环境。并且由于采用了模块化结构,使得系统具有良好的可扩充性。-Asynchronous FIFO is an important module which always used to absorb the
chuzhuche2
- VHDL语言设计的出租车计费器,能模拟汽车启动、停止、暂停、车速等状态,能预置起步费、每公里收费、车行加费里程,能实现计费功能。功能强大,初学者适合看一看。-VHDL language design taxi billing, and can simulate the vehicle to start, stop, pause, speed, etc., and to preset the initial charges, fees and charges per kilometer, plus
61EDA_D1116
- A PLD Based Delta-Sigma DAC Delta-Sigma modulation is the simple, yet powerful, technique responsible for the extraordinary performance and low cost of today s audio CD players. The simplest Delta-Sigma DAC consists of a Delta-Sigma modulat
taxi
- 用vhdl语言编写,能实现功能强大的出租车计价功能.-Vhdl language used, to achieve Taximeter powerful features.
boxingcunchuqi
- 功能强大的波形存储器,对输入的波形进行存储.-Powerful waveform memory, the waveform of the input store.
Src
- H.264编码算法的VHDL实现,很强大,很难得。-H.264 coding algorithm of VHDL to achieve, it is powerful, it is difficult to get.
qdq
- (1)用于竞赛强大的四人抢答器 (2)抢答开始后20秒倒计,倒计结束后无人抢答显示超时 (3)能显示抢答台号 (4)系统复位后进入抢答状态,能显示犯规警报-(1) is used to contest a powerful four Responder (2) to answer in 20 seconds after the start of countdown, countdown display time-out after no one to answer in (3) ca
yuanlitu
- 这是康芯公司的GW48EDA_PKx实验系统的原理图。这试验箱功能很强大。希望给FPGA的初学者有所帮助。-This is the core company' s GW48EDA_PKx Kang experimental system schematic. This feature is very powerful chamber. FPGA beginner want to give help.
music
- 借助于功能强大的EDA工具和硬件描述语言,以纯硬件完成乐曲演奏电路。程序中的歌曲是同一首歌。-With powerful EDA tools and hardware descr iption language, in order to complete the music play pure hardware circuitry. Program in the song is the same song.
117143157digitalclock
- eda 工具的强大应用 希望大家可以喜欢他-eda tools, powerful applications like him hope that we can
81404600digitalclock
- 很强大的工具 希望大家可以喜欢 在生活中的应用-Very powerful tool for hope that we can enjoy the application in life
Verilog_examples
- 强大丰富的Verilog实例资料,内含大量简单实用的Verilog源代码,带你快速入门!-Verilog examples of powerful data-rich, containing a large number of simple and practical Verilog source code with you a quick start!