搜索资源列表
ctc16
- 一个定时器/计数器,里面实现了两个定时计数器,每个都可以写入方式控制器,以实现定时或者计时功能!-A timer/counter, which implements two timer counters, each of which can be written mode controller to achieve the function of time or the time!
Profiling_Nios_II_Systems
- Altera公司原版设计手册,nios ii ide profiling模式使用。-This application note describes a variety of ways to measure the performance of a Nios® II system with three tools: the GNU profiler, called nios2-elf-gprof, the timestamp interval timer component,
mytime
- Verilog实现的实时时钟 功能,时分秒-Verilog timer
8051_appnote_105
- 8051 timer tick interrupts
answermachine5
- 这次设计的抢答器主要四部分组成,由优先编码器,寄存器和译码器组成的抢答电路,十进制计数器组成的倒计时电路,555定时器组成的秒脉冲发生器,十六进制计数器组成的计数器。-The design of the Responder mainly of four parts, by the priority encoder, register, and the composition of the answer in the decoder circuit, consisting of decimal c
shuzizhong_VHDL
- 用VHDL语言写了数字钟程序,并用数码管显示,经过硬件调试可行-timer clock
system05_latest.tar
- 6805 compatible CPU Core 6805 compatible core - 4 x 8 bit Parallel I/O ports - Dual 8 bit Timer - MiniUART compatible with 6850 ACIA. - Runs with an E clock of 12.5MHz and system clock of 25MHz
fpgaexperiment
- 总共包括7个实验,SRRAM测试,按键及PIO口中断实验,定时器实验,seg7实验,sopc_led实验,FLASH少些,FPGA_led,锁相环。-Including a total of 7 experiments, SRRAM test, test buttons and PIO port interrupt, timer experiment, seg7 experiment, sopc_led experiment, FLASH less, FPGA_led, PLL.
fpgaexperiment_sourcecode
- FPGA实现七个实验的源程序。SDRAM测试,按键及PIO口中断实验,定时器实验,seg7实验,sopc_led实验,flash烧写,fpga_led,锁相环。-FPGA realization of the seven experiments of the source. SDRAM test, test buttons and PIO port interrupt, timer experiment, seg7 experiment, sopc_led test, flash program
pwm_timer
- PWM和Timer的FPGA实现,文档代码齐全。-PWM and Timer for FPGA implementation, documentation, code complete.
VHDLProgramingLearn
- VHDL编程心得体会 包括进程、时钟、变量信号等应该注意的地方-VHDL process、Timer、signal and other things that is easy make mistake
Exp3_Timer
- 用VHDL在SOPC试验箱中实现定时器,用VHDL硬件描述语言实现处理器CPU-Use VHDL to implement the timer in SOPC chamber, with the VHDL hardware descr iption language processor CPU
ir_setup_w7
- 了解TMOD和TCOM原理 知道引脚和定时器、计数器的控制为-TMOD and TCOM to understand the principle that pin and timer control for the counter
digi_clock
- 电子钟的设计,(1) 计时功能:这是本计时器设计的基本功能,可进行时、分、秒计时,并显示。 (2) 闹钟功能:如果当前时间与设置的闹钟时间相同,则扬声器发出一段音乐,并维持一分钟。 (3) 调时调分调闹钟功能:当需要校时或者要重新设置闹钟的时间时,可通过实验箱上的按键控制。 -The design of electronic clock, (1) timer function: This is the basic design of the timer function, can b
time_three
- 基于sopc的三个定时器的三种应用,希望可以帮到学习FPGA的人,谢谢!-The three timer-based sopc three applications, the desire to help people learn FPGA, thank you!
ISE_lab16
- 使用VHDL语言设计数字钟。 数字钟由晶振、分频器、计时器、译码器、显示器等组成-Digital clock design using the VHDL language. Digital clock from the crystal oscillator, frequency divider, timer, decoder, display and other components
verilog
- Verilog HDL 1.红外线发射调制电路 2.分数分频 3.最大公约数和最小公倍数 4.秒表-1.infra transmission modulator 2.fractal frequency divider 3.maximal common divisor 4.timer
digicnt
- 带全局复位的1小时倒数计时器。显示在4个7段译码管上,使用48MHz晶振驱动。-1 hour with the global reset countdown timer. 4 7-segment display decoder in the pipe, using 48MHz crystal driver.
digicnt1
- 24小时正、反计时器。通过2个按键实现归零及正、反计时,带有暂停和恢复按键。48MHz晶振,7段数码管输出。-24 hours of positive and negative timer. Achieved through two key zero, and positive and negative time, with a pause and resume button. 48MHz crystal, 7 segment LED output.
Horloge_1_A
- Timer vhdl 24hours with alarm_setup CDSE_powaa !