搜索资源列表
uart_rx
- actel A3P250 fpga用VERILOG HDL语言实现串口功能的源代码
UART
- 一个通用串口的verilog源程序，包含发送和接收模块
UART.rar
- 主芯片：Actel的FPGA030,Verilog语言,串口发送和接收的例程，开发环境：LiberoIDE 8.5,The main chip: Actel' s FPGA030, Verilog language, the serial port to send and receive routines, development environment: LiberoIDE 8.5
Serial
- FPGA与PC串口通信的Verilog HDL 程序-FPGA and the PC serial communication procedures Verilog HDL
uart
- fpga 串行口 接收和发送程序，采用verilong语言编写-fpga uart ，receive and send include writed by verilog language
uart
- 基于verilog语言，使用FPGA对串口功能进行模拟与实现-Based verilog language, use the serial port function simulation and FPGA implementations
ps2scan
- 采用VERILOG的CPLD编程，通过ps2接收键盘数据，然后把接收到的字母A到Z键值转换相应的ASII码，通过串口发送到PC机上。 -Using VERILOG CPLD programming, through the PS2 receive keyboard data, and then receive the letters A to Z key transformation corresponding ASII code, through the serial port to se
UART_VERLIOG
- verilog写的UART串口-uart write by verilog.........................................
source_tx
- FPGA控制uart 串口发送，使用Verilog语言在quartus II环境下开发-uart tx FPGA verilog