FPGA产生PAL-D的VHDL和Verilog代码。-The code is used to generate the sequence of PAL with FPGA in VHDL and Verilog

FPGA verilog写的关于vGA的显示程序，使用vivado编程环境-FPGA verilog written on the vGA display program, the use of vivado programming environment