通过一个主时钟信号完成异步FIFO读写时钟信号的产生。编译通过实现功能。-Through a master clock signal the completion of asynchronous FIFO read and write clock signal generation. Compiler through the implementation function.

FIFO读写操作，quartusII VHDL IP FPGA-FIFO VHDL IP FPGA