搜索资源列表
multi-verilog
- 乘法器。fft。 基2.蝶形运算。旋转因子-Multipliers. fft. Group 2 butterfly. Twiddle factor
Project6(finish)
- modelsim下仿真通过,用Verilog写的多周期CPU,是计算机组成原理的大作业,供学弟学妹参考。-Under modelsim simulation by using Verilog write multi-cycle CPU, is composed of a large computer operating principle for mentees reference.