Codes exhibiting suitable data-flow parallelism can often profit from using Intel SSE, a SIMD extension to the CISC style In-tel 64 instruction set architecture. As SSE instructions are, on average, larger than scalar instructions, they exhibit a