搜索资源列表
VHDL
- 高质量的VHDL代码乒乓处理FIFO缓存
FIFO
- 异步FIFO国外经典教程，包含两篇重量级文献 -Asynchronous FIFO foreign classic tutorials, including two heavyweight literature
yibu_FIFO_design
- 异步FIFO实例，精通verilog hdl中的例子，供大家学习-Asynchronous FIFO instance, in the example verilog hdl proficiency for all learning
fifo
- fifo example vhdl code
AsynchronousFIFO
- this is a source code design fifo assynchronus
123
- 该文件是16*16位先入先出fifo的源代码-The document is 16* 16-bit FIFO fifo source code
FIFO3
- 这个是8*4位的,FIFO,,大家可作参考资料-This is 8* 4-bit, FIFO,, We can make reference
fifo123456
- 16*16位的先进先出队列FIFO程序,可作参考-16* 16-bit FIFO queue FIFO procedures, can be used for reference
simulator
- ssd5 fifo.h 模拟打印机全部源代码-Printer simulation ssd5 fifo.h
FIFO
- 异步fifo,希望能给大家带来帮助-异步fifo
T2_USB_IN
- CY7C68013A提供的端口FIFO的读写操作，与普通FIFO读写操作方式一样。CY7C68013A为每个端口提供了“空”标志、“满”标志和“ 可编程级”标志。FPGA检测这些信号，用于控制读写的过程-CY7C68013A available port FIFO read and write operations, and general FIFO read and write operations the same way. CY7C68013A for each port provide
5080309330_1
- 队列（Queue）是一种用于实现先进先出（FIFO）的数据结构，即第一个进入队列的数据排在队列的最前处，第二个进入队列的数据排在其后，依此类推；出队列时，总是排在队列最前处的那个数据先出队列。-Queue is used to implement FIFO (FIFO) data structure, that is, the first row of data into the queue in the queue at the most before the second row of da
queuimplement
- QueueImplement In this section, you will learn how to implement the queue. A queue holds a collection of data or elements and follows the FIFO ( First In First Out) rule. The FIFO that means which data added first in the list, only that element can
queyelv
- 编译原理中的计算缺页率的功能！其中有对FIFO算法和LRU算法的缺页率的计算-Compilation Principle of the calculation of the rate of missing pages feature! Which pairs of FIFO algorithm and LRU algorithm to calculate the rate of missing pages ...
E1_UART_FIFO16
- Universal Asynchronous/synchronous Receive Transmit fifo
FIFO
- 是用verilog HDL写的基于FIFO的串口发送机的设计，很详细的代码，很值得学习，已经验证通过-With verilog HDL based on FIFO serial transmitter design, write code, it is worth learning, has been verified by.
FIFO
- FPGA内部FIFO存储器设计的vHdl源代码-FPGA internal FIFO memory design vHdl source code
fifo
- fifo的实现，通信集成电路设计的作业，包含模块源程序，源代码，适合初学者。-The realization of FIFO, communication circuit operation,Module design, test vector，source code,Suitable for beginners,Convenient experiment,Very good, right
fifo
- 基于Verilog的fifo源码，经验证，有效，实用-very good
FIFO
- 这是一个自己编写的FIFO 范例 代码风格很成熟值得参考-this is a fifo made by myself