A 20-GHz low noise amplifier (LNA) is designed in 0.13 CMOS technology. The proposed amplifier employs twocascade stages to achieve a peak power-gain of 25 dB and a noisefigure of 4.8 dB at 20.4 GHz. The power consumption of the LNA circuit is 12.2