搜索资源列表
vlsi
- this the vlsi based project that is implimentation of reconfigurable multipliers for integers and galois field multiplication-this is the vlsi based project that is implimentation of reconfigurable multipliers for integers and galois field multiplica
doublemult
- 设计了一个双精度浮点乘法器。该器件采用改进的BOO TH 算法产生部分积, 用阵列和 树的混合结构实现对部分积的相加, 同时, 还采用了快速的四舍五入算法, 以提高乘法器的性能。把 设计的乘法器分为4 级流水线, 用FPGA 进行了仿真验证, 结果正确 并对FPGA 实现的时序结果 进行了分析。-Designed a double-precision floating-point multiplier. The device uses an improved algorithm fo
mar2010
- 基于FPGA的单精度浮点数乘法器设计，本文设计了一个基于FPGA的单精度浮点数乘法器。乘法器为五级流水线结构。设计中采用了改进的带偏移量的冗余Booth3算法和跳跃式Wallace树型结构，减少了部分积的数目，缩短了部分积累加的耗时；提出了对尾数定点乘法运算中Wallace树产生的2个伪和采用部分相加的处理方式，有效地提高了的运算速度；并且加入了对特殊值的处理模块，完善了乘法器的功能。单精度浮点数乘法器在Altera DE2开发板上进行了验证，其在Cyclone II EP2C35F672C6器
8-Multipliers
- 国外大学上课用PPT。关于乘法器架构，实现，优化，有booth算法的具体实例。-Foreign university classes PPT. About multipliers architecture, implementation, optimization, there is a specific instance of the booth algorithm.
10509019_final.pdf
- design and implementation of faster and low power multipliers in vhdl
full_adder
- full adder coding for multipliers
A stochastic, contingency-based security-constrained optimal power flow for the procurement of energy and distributed re
- It is widely agreed that optimal procurement of reserves,with explicit consideration of systemcontingencies, can improve reliability and economic efficiency in power systems.With increasing penetration of uncertain generation resources, this optimal
A-NEW-METHOD-FOR-GABOR-MULTIPLIER
- This work addresses the analysis of families of sound signals through linear transformations that map signals to each other. These transformations are modeled as Gabor multipliers, which are defined by point wise multiplication with a given transfer
1
- Approximate Radix-8 Booth Multipliers for Low-Power and High-Performance Operation
journal
- ASIC DIGITAL MULTIPLIERS USING CADENCE