搜索资源列表
-
0下载:
本文基于32位 MIPS CPU的体系架构,采用Xilinx ISE 9.1i软件,通过使用Verilog语言编写了32位MIPS单周期和多周期CPU的程序,完成了其逻辑设计并进行了仿真测试。-Based on a 32 MIPS CPU architectures using the Xilinx ISE 9.1i software, write a 32-MIPS, single cycle and multi-cycle CPU program completed its logic de
-
-
0下载:
cpu设计的运算器部分verilog代码,实验资料,包括原理和代码,在modelsim仿真通过-CPU design arithmetic unit part of the verilog code, experimental data, including the principle and code, through the modelsim simulation
-
-
0下载:
用veriloghdl 编写的cpu代码,modusim仿真通过,包括原理图和代码,以实验报告形式写出-CPU code, written in veriloghdl modusim simulation through, including the principle diagram and code, in the form of a lab report write
-
-
0下载:
基于FPGA控制的ASIC CPU系统设计,全是用VERILOG代码编写,可以做加减乘除运算
-FPGA-based control ASIC CPU system design, all made with VERILOG code writing, arithmetic operations can be done
-