搜索资源列表
宇闻著Verilog数字系统设计教程
- 此书，是FPGA最经典入门教程。北航夏宇闻的
DDDC
- 采用FPGA中的Verilog编程语言实现无线通信中数字上变频的功能-Using the FPGA Verilog programming language on the conversion of digital wireless communication function
cy7c68013工作在SLAVE FIFO下的FPGA源代码
- cy7c68013工作在SLAVE FIFO下的FPGA源代码，已经通过，Verilog编写,cy7c68013 slave fifo mode code ,written by hard ware language
基于FPGA的正弦信号发生器
- FPGA资料，正弦信号发生器，用verilog语言写的，内容详实
IEEE_Verilog_2001
- Verilog 2001 编程规范，作为ASIC和FPGA逻辑开发人员学习不可多得的资料，也可以作为逻辑开发高手们学习查阅的工具。新手们可以按照实例自己编程操练。
DDS
- 基于DDS原理的正弦信号发生器。用VERILOG语言实现，功能强大。-DDS based on the principle of sinusoidal signal generator. Using Verilog language and powerful.
dds
- 基于FPGA的双路可移相任意波形发生器 Altera中国大学生电子设计文章竞赛获奖作品刊登-FPGA-based dual phase shifter can be arbitrary waveform generator Altera China Undergraduate Electronic Design Contest winning entries published articles
FPGA
- 基于 FPGA 的运动目标检测系统的研究与开发 希望有哪位朋友需要-FPGA-based Moving Target Detection System for a friend who would like to have necessary
FPGA_based_infrared_receiver_module
- 基于FPGA的红外接收模块，内含代码，采用VERILOG编写。-FPGA-based infrared receiver module, containing the code prepared by the use of Verilog.
UART_DESIGN
- The use of hardware descr iption languages (HDLs) is becoming increasingly common for designing and verifying FPGA designs. Behavior level descr iption not only increases design productivity, but also provides unique advantages for design verif
FPGAFIR
- FPGA-based high-order FIR filter design
xapp341
- verilog uart for spartan 3 fpga, its great
SDH
- FPGA的应用，数字交叉连接矩阵的应用，VERILOG的一些应用等-FPGA applications, the application of digital cross-connect matrix, VERILOG some of the applications
fpga-verilog
- 基于fpga-verilog的音频设计，实现音频功能-the fpga-verilog Audio Design
基于FPGA的串口通信系统
- 该设计是基于 FPGA 的串口通信系统模拟仿真，通过对 RS-232 串行总线 接口的设计，掌握发送与接收电路的基本思路，并进行串口通信。采用 Verilog HDL 语言对 UART 波特率产生模块、数据发送模块、接收模块进行硬件描述， 再将其整合为一个 RS-232 收发模块，最终在顶层模块中将两个 RS-232 模块例 化，实现两块 FPGA 芯片全双工通信的设计。(Design of serial communication system based on FPGA)
三角函数的Verilog HDL语言实现
- 以Actel FPGA作为控制核心，通过自然采样法比较1个三角载波和3个相位差为1 200的正弦波，利用Verilog HDL语言实现死区时间可调的SPWM全数字算法，并在Fushion StartKit开发板上实现SPWM全数字算法。(With Actel FPGA as the control core, between 1 and 3 triangular carrier phase difference of 1200 sine wave by natural sampling, rea
数字系统设计与Verilog HDL
- 经典的FPGA教程，从入门到提高再到精通。(Classic FPGA tutorial, from entry to improve, and then proficient)
FND timerk (2)
- fnd timer fpga verilog
Verilog-数字频率计
- 实现了利用verilog在FPGA系统上实现的数字频率计，三个档位可供选择。(The digital frequency meter implemented on the FPGA system by Verilog is realized, and three files can be selected.)
《HELLO FPGA》-项目进阶篇v2.0
- hello fpga 项目进阶篇 电子版下载(Hello FPGA project advanced electronic version download)