搜索资源列表
VHDL
- 本系统使用VHDL语言进行设计，采用自上向下的设计方法。目标器件选用Xilinx公司的FPGA器件，并利用Xilinx ISE 7.1 进行VHDL程序的编译与综合，然后用Modelsim Xilinx Edition 6.1进行功能仿真和时序仿真。
VHDL--testbench
- VHDL 的testbench 编写风格及技巧，有助利用modelsim做仿真，一看就会！-The testbench VHDL writing style and skills will help make using modelsim simulation, a look will be!
ModelSim_example
- modelsim仿真流程，附有两个源码（vhdl),做设计例子，按步骤操作并添加源码，即可看到仿真波形输出-ModelSim simulation process, with the two source code (vhdl), to do a design example, according to these steps and add the source, you can see the simulation waveform output
ISE
- 是ISE的中文教程，主要是对初学者演示和展示在XILINX的ISE集成软件环境下，如何用VHDL和原理图的方式进行设计输入，用MOdelsim方针。-ISE is a Chinese course is mainly for beginners and display presentation of the ISE in XILINX Integrated Software environment, how to use VHDL and schematic design entry way,
HuaWei_FPGA_Design
- 华为FPGA设计流程说明 由于目前所用到的FPGA器件以Altera的为主，所以下面的例子也以Altera为例，工具组合为 modelsim + LeonardoSpectrum/FPGACompilerII + Quartus，但原则和方法对于其他厂家和工具也是基本适用的。-Huawei FPGA design flow as a result of the current devices used to Altera' s FPGA-based, so the following
Modelsim
- modelsim 使用笔记 初学ModelSimSE时被迷糊了几天的若干概念.pdf 等-Notes ModelSimSE beginner modelsim use was confused for a few days a number of concepts. pdf, etc.
Stepper_controller_MAx
- stepper motor controller vhdl and verilog code is given with explainintion testbench in verilog quartus and modelsim implementation is also awailable -stepper motor controller vhdl and verilog code is given with explainintion testbench in verilog qu
ModelSimALTERA
- 应用modelsim，altera进行仿真，学习资料，vhdl语言，很实用-Application modelsim, altera simulation, learning materials, vhdl language, it is useful
ourdev_574256
- 自动售货机在modelsim下的仿真与实现，用vhdl编写-Vending machines under the modelsim simulation and implementation using vhdl write
ModelSim-user-document
- 该文档介绍了modelsim 使用说明，主要介绍如何仿真verilong HDL 及 VHDL 等语言程序。-This document describes the modelsim instructions, describes how to simulate verilong HDL and VHDL languages such procedures.
Assignment-3
- Assignment 3 Construct VHDL models for 74-139 dual 2-to-4-line decoders using three descr iption styles, i.e., behavioral, dataflow and structural descr iptions. (1) Synthesize and (2) simulate these models respectively in the environment of Xilinx I
MODELSIM
- 关于VHDL和Verilog程序的一款实用仿真软件MODELSIM的入门实用教程-About VHDL and Verilog simulation software program of a practical introductory practical tutorial MODELSIM
fli_c_vhdl_cosimulation
- using modelsim foreign language interface for c-vhdl cosimulation and for simulator control on linux x86
CPU
- 我是2014级复旦的研究生。这是一个8位的CPU设计VHDL实现。本CPU基于RISC架构，实现了cpu的基本功能如：加减乘除运算，跳转等。此外，里面有一个17位的ROM区，是存储指令的。你可以写出一段17位的指令代码，并放入ROM区，该CPU即可自动运行出结果。压缩包里是源代码和我们当时的设计要求。本源代码的最后调试时在地址0 17是放入的斐波纳契数字(Fibonacci Numbers)指令。通过modelsim仿真即可看到结果。-I am a 2014 graduate of Fudan
texio-user-method
- T E X T I O 在V H D L 仿真与磁盘文件之间架起了桥梁，使用文本文件扩展V H D L 的仿真功能。本文介绍 TEXTIO 程序包，以一个加法器实例说明TEXTIO 的使用方法，最后使用ModelSim 对设计进行仿真， 并分析仿真结果。-TEXTIO between VHDL simulation and bridges the gap between the disk file, use a text file extension of VHDL simulation
Assignment1_153070052
- Booth_multiplier in VHDL It will work in modelsim or GHDL
hky
- this document descr ipt the implementation os cpu microprocessor on fpga with vhdl code style and simulation on with modelsim.
wdeg
- THIS document describe implementation of microprocessor on fpga with vhdl code stype and simulate it with modelsim software.
debounce
- vhdl code of debounce for fpga . you can open it with xilinx and test it with isim or modelsim, it s a good tutorial for writing your first vhdl code and test bench .