搜索资源列表
DSPdesignflow
- altera的DSP设计流程简介 简单介绍了设计框图-altera DSP design flow briefed on the design diagram
schem_P06_10217R_03_StratixII_
- altera 公司 FPGA开发板原理图,核心芯片是stratix ii(主要用于DSP开发),Company altera schematic FPGA development board, the core chip is stratix ii (mainly used for DSP development)
wp-01166-bdti-altera-floating-point-dsp.pdf
- Altera float point design flow
The-Phase-Locked-Demodulation-
- 利用Altera公司推出的FPGA开发工具DSP Builder,对锁相解调算法中的主要部件:数控振荡器(NCO)、计算反正切的CORDIC模块和FIR低通滤波器进行了单独设计和仿真,最终完成了锁相解调系统的整体设计。-Designed and simulated major components of phase-locking Demodulation Algorithm independently, including: Number Controlled Oscillator(NCO)、
DSP-with-FPGAs
- Field-programmable gate arrays (FPGAs) are on the verge of revolutionizing digital signal processing in the manner that programmable digital signal processors (PDSPs) did nearly two decades ago. Many front-end digital signal processing (DSP) algo