搜索资源列表
-
0下载：
The vedic multiplier is used perform 16 bit multiplication using urdhva tiryakbhyam sutra. this produces the results with high speed and utilizes low power which is most efficient for the real time processors.
-
-
0下载：
vedic multiplication is used to implement on FPGA. here the vdic multipler uses urdhwa tiryakhbyam sutra to multiply 16 bit numbers, which is applicable for all data type numbers.
This uses vertical and cross wise multiplication process.
The out
-
-
0下载：
AN FPGA BASED HIGH SPEED IEEE-754 DOUBLE PRECISION FLOATING POINT MULTIPLIER
-
