搜索资源列表
s1110865703212105
- ldpc details od the decoder
MultiMode_LDPC_Decoder_Design_for_Mobile_WiMAXSys
- MultiMode LDPC Decoder Design for Mobile WiMAXSystem
ldpc_rec_dec
- LDPC码的编译码程序，用的是LU分解算法，和BP译码算法，在Matlab上调试通过-LDPC encoder and decoder
fldpc
- Flexible ldpc decoder implementation
Design-of-LDPC-codes-on-FPGA
- 小论文《基于FPGA的（3,6）LDPC码并行译码器设计与实现》实现了码率为1/2，帧长为1008bits的规则（3,6）LDPC码译码器-Design and Implementation of Parallel Architectures Decoder for（3,6）LDPC Codes Based on FPGA code rate of 1/2 and block length of 1008 bits has been implemented based on FPGA(S
New-Decoding-Methods-for-LDPC-Codes-on-Error-and-
- This my research about Error fixing. For low-end devices with limited battery or computational power, low complexity decoders are beneficial. In this research we have searched for low complexity decoder alternatives for error and error-erasu
LDPC-code
- LDPC encoder and the decoder of sum-product algorithm. (input H matrix form is Mackay s website form)
QC-LDPC-decoder-FPGA
- 文章提出了一种可以兼容不同码率规则和非规则准循环低密度校验码(LDPC)的部分并行译码结构, 用Verilog语言开发，基于该部分并行结构在Altera公司的StratixII-EP2S90器件上验-This paper presents a part of different bit rates can be compatible with the rules and irregular quasi-cyclic low density parity check code (LDPC) de
Decoder-Optimised--Growth-
- 一种新型的建筑不规则低密度 奇偶检验基于所述修改（LDPC）码 渐进边增长（PEG）的算法。边缘 所述PEG算法的位置是由利用所述Sum-增强 积算法在奇偶校验矩阵的设计。该 提出的算法是在块长度和速度非常灵活。 被提议的方法构建代码的测试 AWGN信道和显著的性能改进 实现。建议解码器优化的灵活性 动作，然后由它的使用在修改所述改进的示 PEGIPEGI）算法来实现进一步的性能提升。-A novel construction for irregular
LDPC-code-Decoder
- Here are the base papers related to decoding algorithms for LDPC codes.