搜索资源列表
32bit.zip
- multiplier and divider verilog codes,multiplier and divider verilog codes
mult
- 32位浮点乘法器的源代码，用verilog来实现的-32-bit floating point multiplier source code to achieve with verilog
32_bit_complex_multiplier
- 一款32位复数乘法器，用verilog写的。-32_bit complex multiplier,written in verilog HDL.
booooth
- 32 bit boodth multiplier designed using verilog code
32bit-multiplier-verilog
- 这是一个32位乘法器，是用verilog写的，比较详细-32*32 multiplier
32bit_multiply
- 包含32为乘法器的设计，用verilog语言实现，包括booth编码的实现，booth乘法器的实现，3_2压缩器的实现，4_2压缩器的实现，华伦斯树的实现，以及两个testbench文件用于测试。-Contains 32 multiplier design, verilog language, including booth encoding implementations, booth multiplier implementations, 3_2 compressor implementat
eetop.cn_Booth_mutipler_v2
- 新型32位booth乘法器的实现,使用verilog的一种新型乘法器改进实现-The new 32 booth multiplier implementations
32bitvedic and square
- 32 bit vedic multiplier documentation
FP_multiplier
- Multiplier for 32 bit with test bench using verilog HDL