当前位置：
首页 资源下载
搜索资源 - AES code in verilog
搜索资源列表
-
1下载：
基于FPGA的AES算法实现的VERILOG源代码，对于信息安全专业研究AES算法的硬件实现很有用-FPGA-based AES algorithm implementation VERILOG source code, for the information security professional research of the hardware implementation of AES algorithm is useful
-
-
0下载：
用verilog代码实现JPEG压缩编码过程中的DCT模块，用移位加法实现了乘法-Verilog code using JPEG compression encoding process to achieve the DCT module, with the shift to achieve the multiplication addition
-
-
0下载：
高级加密标准aes加密算法用fpga实现的Verilog源代码。-Advanced encryption standard aes encryption algorithm using fpga implementation Verilog source code.
-
-
0下载：
AES VERILOG CODE 128 192 32DES比較-AES VERILOG CODE 128 192 32DES Comparison
-
-
0下载：
verilog code for s-box generation for AES algorith
-
-
0下载：
its a aes source code in verilog
-
-
1下载：
该模块是基于FPGA的AES加密算法实现的Verilog代码，包含一个顶层文件和两个调用模块，最高误差在15ns-This module is the AES encryption algorithm FPGA based on the Verilog code, contains a top-level files and two call module, the maximum error in 15ns
-
-
0下载：
contains AES doc with code in Verilog
-
-
0下载：
aes code in verilog vhdl language which is very useful.
-
