搜索资源列表
edm3layout
- Cypress Semiconductor makes a variety of PLL-based clock generators. This application note provides a set of recommendations to optimize usage of Cypress clock devices in a system. The application note begins with recommended termination tech
chanlestimation
- generates the output sequence of a binary convolutional encoder G : N x LK Generator matrix of a convolutional code K : Number of input bits entering the encoder at each clock cycle. input: Binary input sequence state: State of the convolution
p5
- 内部定时器实验 在使用8051的定时器/计数器前，应对它进行编程初始化。对于不同的方式，定时器的最大定时间隔，计数器的满计数值不同。本实验中8051单片机的时钟频率为6MHz，在P1.7端接有一个发光二极管，-Experiments in the use of an internal timer 8051 timer/counter before it is programmed to respond to initialize. For different ways, the greate
BT656PcolorBarPFPGA
- Altera的EP2C5Q208C8芯片上跑通，后端接tw2880芯片输出上TV，进行验证无误。 i_pclk是27Mhz输入时钟，o_pclk是27Mhz输出时钟；i_clkin是笔者用的开发板50Mhz时钟，只用于生成稳定的复位信号。-Ran on Altera' s EP2C5Q208C8 chip pass, after termination tw2880 chip output on the TV, to verify correct. i_pclk 27Mhz in
IS42S16400D
- • Clock frequency: 166, 143 MHz • Fully synchronous all signals referenced to a positive clock edge • Internal bank for hiding row access/precharge • Single 3.3V power supply • LVTTL interface • Programmable
test2
- Linux软中断通信。 由父进程创建两个子进程，通过终端输入Crtl+\组合键向父进程发送SIGQUIT软中断信号或由系统时钟产生SIGALRM软中断信号发送给父进程；父进程接受到这两个软中断的其中某一个后，向其两个子进程分别发送整数值为16和17软中断信号，子进程获得对应软中断信号后，终止运行；父进程调用wait()函数等待两个子进程终止，然后自我终止。-Linux software interrupt communications. By the parent process creat
Clock Termination
- Clock termination methods
Mathematical_Formulae_and_Tables
- Various clock termination