CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 资源下载 搜索资源 - ERROR DETECTION verilog

搜索资源列表

  1. A-PAINLESS-GUIDE-TO-CRC-ERROR-DETECTION-ALGORITHMS

    0下载:
  2. A PAINLESS GUIDE TO CRC ERROR DETECTION ALGORITHMS CRC校验理论与实践的经典教程,Ross写的。-A PAINLESS GUIDE TO CRC ERROR DETECTION ALGORITHMS CRC checksum of the classic theory and practice tutorials, Ross wrote.
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-03-22
    • 文件大小:180.05kb
    • 提供者:haoz
  1. uart

    0下载:
  2. 用FPGA实现uart的verilog源码,包含standard framing error, parity control and overrun detection.-The UART design was designed from a standard uart function with a read/write microprocessor interface. It includes standard framing error, parity control and ove
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-05
    • 文件大小:1.52kb
    • 提供者:wangyu
  1. ass1_2_hamming

    0下载:
  2. Hamming codes are a class of binary linear codes. They can detect up to two simultaneous bit errors, and correct single-bit errors. In particular, a single-error-correcting and double error detecting variant commonly referred to SECDED.-a) Develop a
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-09
    • 文件大小:1.08mb
    • 提供者:wei chenghao
  1. 5B6B-codec

    2下载:
  2. verilog hdl实现5B6B编译码(光纤通信线路码型),包含了时钟发生器模块 ,信号源模块 ,编码模块 ,译码模块, 和检错模块,并通过modesim仿真验证。-verilog hdl achieve 5B6B encoding and decoding (code-based fiber-optic communication lines), contains a clock generator module, signal source modules, code modules, d
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-04-06
    • 文件大小:4.47kb
    • 提供者:林海全
  1. error-detection-device

    1下载:
  2. 使用Verilog语言编程,在Quartus ii 上实现的误码检测装置,并通过单片机将误码结果显示在LCD上。本代码具有一定的工程实践价值。-Using the Verilog language programming, implemented on the Quartus ii error detection device, and the result of errors by the microcontroller on the LCD display. The code has som
  3. 所属分类:VHDL-FPGA-Verilog

    • 发布日期:2017-05-07
    • 文件大小:1.81mb
    • 提供者:biyuming
  1. c499

    0下载:
  2. sec code 电路,用于纠错检错和错误恢复的功能,verilog描述。-sec code circuit, for correction of error detection and error recovery functions, verilog descr iption.
  3. 所属分类:Crypt_Decrypt algrithms

    • 发布日期:2017-03-30
    • 文件大小:2.21kb
    • 提供者:netshell
  1. EDAC

    0下载:
  2. Error Detection and Correction
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2018-01-03
    • 文件大小:6.53mb
    • 提供者:Tan Nguyen
  1. crc_core

    0下载:
  2. 程序主要用来检测或校验数据传输或者保存后可能出现的错误。它是利用除法及余数的原理来作错误侦测的。(The program is mainly used to detect or verify data transmission or to save possible errors.It is an error detection using the principle of division and remainder.)
  3. 所属分类:VHDL/FPGA/Verilog

搜珍网 www.dssz.com