当前位置：
首页 资源下载
搜索资源 - bit error rate vhdl
搜索资源列表
-
0下载：
该程序为RS232串口通信的VERILOG程序，在FPGA上已通过验证，在测试范围内误码率为0-The program for the RS232 serial port communications VERILOG procedures, the FPGA has been validated in the test range of bit error rate is 0
-
-
0下载：
In this paper, energy efficient VLSI architectures for linear turbo equalization are studied. Linear turbo
equalizers exhibit dramatic bit error rate (BER) improvement over conventional equalizers by enabling a form of
joint equalization and deco
-
-
2下载：
基于FPGA的伪随机序列误码率检测，包括随机序列的发生，随机序列的接收统计。-FPGA-based pseudo-random sequence of bit error rate testing, including the occurrence of random sequence, random sequence to receive statistics.
-
