搜索资源列表
fpga时钟设计
- 无沦是用离散逻辑、可编程逻辑，还是用全定制硅器件实现的任何数字设计，为了成功地操 作，可靠的时钟是非常关键的。设计不良的时钟在极限的温度、电压或制造工艺的偏差情况下将 导致错误的行为，并且调试困难、花销很大。 在设计PLD/FPGA时通常采用几种时钟类型。时钟可 分为如下四种类型：全局时钟、门控时钟、多级逻辑时钟和波动式时钟。多时钟系统能够包括上 述四种时钟类型的任意组合。-without the expense of discrete logic, programmable l
leon3-clock-gate
- Clock gating logic for LEON3 processor.
時脈 Gating Clock
- Gating Clock
Clock_Gating
- 本文重点详细讲述了gate clock的用法和设计-In this paper, the focus of a detailed account of the gate clock usage and design
Clockgatingandclockskewanalysis
- 门控时钟与时钟偏移分析,也是时钟的问题，集中先发一下-Clock gating and clock skew analysis, is also the issue of clock
2
- FPGA设计中几个基本问题的分析及解决 多时钟系统，时钟设计，时钟歪斜，门控时钟，毛刺信号及其消除，FPGA中的延时设计，FPGA设计应注意的其它问题-FPGA design analysis of a few basic questions and solve multi-clock system, clock design, clock skew, clock gating, and the elimination of burr signal, FPGA design of the d
16c54LEDcode
- 四位LED时钟显示程序 RB1-SW1秒设置 RB2-SW2分设置 RB3-SW3时设置 RB1--RB7接LED段码，RA0--RA3做选通 使用4M晶振TMR0滪分频为1：16 TMRO的循环时间为4.096MS 244次为一秒 用sec_nth计数-Four LED clock display program RB1-SW1 second sub-set RB2-SW2 set when setting RB3-SW3 RB1- RB7 ac
cc250-PowerModes
- 基于CC2530 功耗管理。CC2530有4个功耗模式-CC2530 use a different operating mode or power mode to allow low-power operation. Ultra-low power consumption by turning off the power supply module in order to avoid static power consumption as well as through the use of
LED
- DSP的SPI工作原理DSP，CPLD，74HC595（串入并出的移位器），共阳数码管。SPIMOSI和 SPICLK直接从DSPJIE接到了74HC595的SER和SRCLK，作为数据和时钟信 号的输入，SPICS由CPLD引出来控制74HC595的选通。-DSP SPI works DSP, the CPLD, 74HC595 (string in and out of the shifter), Yang digital tube. The SPICLK SPIMOSI and d
digonghao
- 摘 要 介绍了VLIW密码微处理器的多种低功耗设计方法。根据CMOS电路的能耗机制，对VLIW密码微处理器进行功耗分析。针对分析结果，运用门控时钟、指令前缀压缩、存储器分块访问和操作数隔离等低功耗技术，对VLIW密码微处理器功耗进行优化。基于SMIC的65nm工艺库和功耗分析工具PTPX进行功耗分析，实验结果表明，本文采用的低功耗方法能够有效降低VLIW密码微处理器的功耗。-The summary of several low-power design method of the the VLI
clock_gating
- 在FPGA里运用Verilog HDL编写实现门控时钟，而不产生毛刺-In the FPGA using Verilog HDL prepared to achieve clock gating, without glitches
power-gatingg
- Leakage power dissipation becomes a dominant component in operation power in nanometer devices. This paper describes a design methodology to implement runtime power gating in a fine-grained manner. We propose an approach to use sleep signals
btc_dpm
- btc cg clock gating default for Linux v2.13.6.
clk-branch
- struct clk_branch - gating clock with status bit and dynamic hardware gating.