当前位置：
首页 资源下载
搜索资源 - systemverilog asic
搜索资源列表
-
0下载：
The Accellera SystemVerilog language[3] includes two new features designed to remove much
of the tedium and verbosity related to building top-level ASIC and FPGA designs from
instantiated sub-blocks. These enhancements permit one of two forms of
-
-
1下载：
UVM World 官方发布的UVM（通用验证方法学）的源代码，基于SystemVerilog，用于ASIC Verification。2013-03最新发布版本uvm-1.1d.tar.gz-The UVM World official release of the source code of the UVM (Universal Verification Methodology), based on SystemVerilog for ASIC Verification. 2013-03
-
-
0下载：
本文档用于使用systemverilog系统硬件描述语言做ASIC设计，深入浅出，易懂(The doc is using systemverilog system harward descr iption language to do ASIC design.The doc is easy to read,for new bird in this fact.)
-
