CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 源码下载 嵌入式/单片机编程 VHDL编程

资源列表

« 1 2 ... .21 .22 .23 .24 .25 4126.27 .28 .29 .30 .31 ... 4322 »
  1. 1844

    0下载:
  2. Modern signal processing used in the spectral estimation in matlab, Complete HMM-based speech recognition system, A noise auxiliary data analysis method.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-27
    • 文件大小:10240
    • 提供者:leijuiyiuhan
  1. suisun_v80

    0下载:
  2. Mutual information is useful to calculate a set of procedures, Of spherical harmonics graphic simulation, Decoupling, restore the original signal.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-28
    • 文件大小:10240
    • 提供者:leijuiyiuhan
  1. vwgif

    0下载:
  2. Based on negative entropy largest independent component analysis, You can achieve data classification and regression pattern recognition, Partially achieved tracking speed iterative relaxation algorithm.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-28
    • 文件大小:10240
    • 提供者:meigengping
  1. mpjcy

    0下载:
  2. Including regression analysis and probability and statistics, Modern signal processing jobs when the graduate, Matlab for beginner students will help.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-29
    • 文件大小:10240
    • 提供者:meigengping
  1. qd317

    0下载:
  2. Weighted acceleration, In the MATLAB image texture feature, Achieve serial data acquisition.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-29
    • 文件大小:10240
    • 提供者:meigengping
  1. hiisi

    0下载:
  2. Codec ldpc code implementation Mainly based on the mtlab procedures, Relief computing classification weight.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-29
    • 文件大小:10240
    • 提供者:meigengping
  1. feng_v10

    0下载:
  2. Including quaternion various calculations, Using a large number of finite element method to solve partial differential equations, Modulated signals to calculate its density Pu-related.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-29
    • 文件大小:9216
    • 提供者:meigengping
  1. sdram

    0下载:
  2. sdram程序源代码 仿真成功 可供学习使用(SDRAM program source code, simulation success, available for learning to use)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-25
    • 文件大小:8962048
    • 提供者:AYEA
  1. vga

    0下载:
  2. 关于vga接口的程序 仿真成功 可供学习使用(VGA interface on the program, simulation success, for learning to use)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-25
    • 文件大小:5949440
    • 提供者:AYEA
  1. uart_test

    0下载:
  2. 关于uart的串口通信代码 亲测可用 可供学习使用(Serial communication on the UART code, pro test can be used for learning to use)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-21
    • 文件大小:232448
    • 提供者:AYEA
  1. Fau

    0下载:
  2. 使用vhdl写的32位 64位浮点数加法模块、浮点数乘法模块、浮点数除法模块(Use vhdl write 32-bit 64bit floating-point addition module, floating-point multiplication module, floating-point division module)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-15
    • 文件大小:29696
    • 提供者:文中羊
  1. ghcay

    0下载:
  2. Noisy pulse correlation detection signal, Contains a common array signal processing algorithm, A relatively before correction and after correction PMUSIC.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-23
    • 文件大小:9216
    • 提供者:tenpuinengmie
« 1 2 ... .21 .22 .23 .24 .25 4126.27 .28 .29 .30 .31 ... 4322 »
搜珍网 www.dssz.com