isefile/
isefile/.HDI-PlanAhead-1664-32af18fdc96e467/
isefile/.HDI-PlanAhead-1664-32af18fdc96e467/ngc2edif/
isefile/.HDI-PlanAhead-1664-32af18fdc96e467/ngc2edif/_xmsgs/
isefile/.HDI-PlanAhead-1664-32af18fdc96e467/ngc2edif/_xmsgs/ngc2edif.xmsgs
isefile/.HDI-PlanAhead-1664-32af18fdc96e467/ngc2edif/ngc2edif.log
isefile/TS112_pcie.gise
isefile/TS112_pcie.sdc
isefile/TS112_pcie.xdl
isefile/TS112_pcie.xise
isefile/TS112_pcie_bitgen.xwbt
isefile/TS112_pcie_guide.ncd
isefile/TS112_pcie_summary.html
isefile/_verilog_hintfile
isefile/_xmsgs/
isefile/_xmsgs/ngc2edif.xmsgs
isefile/_xmsgs/ngcbuild.xmsgs
isefile/_xmsgs/xdl.xmsgs
isefile/a64_128_distram_fifo.ngc
isefile/a64_64_distram_fifo.ngc
isefile/addr_cntrl_fifo.ngc
isefile/cdc.cdc
isefile/data_trn_mem_fifo.ngc
isefile/ddr2_ip_summary.html
isefile/dualport_32x32_compram.ngc
isefile/ediftop.lmp
isefile/ediftop_ngc0.srs
isefile/ediftop_ngc1.srs
isefile/ediftop_ngc2.srs
isefile/ediftop_ngc3.srs
isefile/ediftop_ngc4.srs
isefile/ediftop_ngc5.srs
isefile/ediftop_ngc_nocompress0.srs
isefile/ediftop_ngc_nocompress1.srs
isefile/ediftop_ngc_nocompress2.srs
isefile/ediftop_ngc_nocompress3.srs
isefile/ediftop_ngc_nocompress4.srs
isefile/ediftop_ngc_nocompress5.srs
isefile/ipcore_dir/
isefile/iseconfig/
isefile/iseconfig/TS112_pcie.projectmgr
isefile/iseconfig/TS112_pcie.xreport
isefile/ngc2edif.log
isefile/pa.fromHdl.tcl
isefile/pa.fromNcd.tcl
isefile/pa.fromNetlist.tcl
isefile/planAhead.ngc2edif.log
isefile/verilog.tbl
isefile/vhdl.tbl
isefile/vhdlcfg.tbl
isefile/xfer_trn_mem_fifo.ngc
src/
src/TS112_pcie.ucf
src/TS112_pcie.v
src/TS112_pcie.vhd
src/TS112_pcie.vhd.bak
src/ajiu/
src/ajiu/bus_mux.v
src/ajiu/conv64_2_128.v
src/ajiu/ctrlreg.v
src/ajiu/data10b_64b.vhd
src/ajiu/data64b_10b.vhd
src/ajiu/data_mux.vhd
src/ajiu/data_wide_change.vhd
src/ajiu/ddr2_ctrl1.vhd
src/ajiu/ddr2_ctrl_mmu.vhd
src/ajiu/ddr2_ctrl_mmu_bak.vhd
src/ajiu/ddr2_in_test.vhd
src/ajiu/ddr2_out_test.vhd
src/ajiu/ddra_ctrl.vhd
src/ajiu/fifo_128_1k.vhd
src/ajiu/fifo_160_1k.vhd
src/ajiu/fifo_32_1k.vhd
src/ajiu/fifo_32_256.vhd
src/ajiu/fifo_4x4096.vhd
src/ajiu/fifo_64_256.vhd
src/ajiu/ip_core/
src/ajiu/ip_core/_xmsgs/
src/ajiu/ip_core/_xmsgs/pn_parser.xmsgs
src/ajiu/ip_core/fifo_4x4096.asy
src/ajiu/ip_core/fifo_4x4096.gise
src/ajiu/ip_core/fifo_4x4096.ncf
src/ajiu/ip_core/fifo_4x4096.ngc
src/ajiu/ip_core/fifo_4x4096.v
src/ajiu/ip_core/fifo_4x4096.veo
src/ajiu/ip_core/fifo_4x4096.vhd
src/ajiu/ip_core/fifo_4x4096.vho
src/ajiu/ip_core/fifo_4x4096.xco
src/ajiu/ip_core/fifo_4x4096.xise
src/ajiu/ip_core/fifo_4x4096_flist.txt
src/ajiu/ip_core/fifo_4x4096_xmdf.tcl
src/ajiu/sdi_data_gen.vhd
src/ajiu/sdi_pcie_top.vhd
src/ddr2/
src/ddr2/_xmsgs/
src/ddr2/_xmsgs/pn_parser.xmsgs
src/ddr2/coregen.cgc
src/ddr2/coregen.cgp
src/ddr2/ddr2_ip/
src/ddr2/ddr2_ip/docs/
src/ddr2/ddr2_ip/docs/adr_cntrl_timing.xls
src/ddr2/ddr2_ip/docs/read_data_timing.xls
src/ddr2/ddr2_ip/docs/ug086.pdf
src/ddr2/ddr2_ip/docs/write_data_timing.xls
src/ddr2/ddr2_ip/docs/xapp858.url
src/ddr2/ddr2_ip/example_design/
src/ddr2/ddr2_ip/example_design/datasheet.txt
src/ddr2/ddr2_ip/example_design/log.txt
src/ddr2/ddr2_ip/example_design/mig.prj
src/ddr2/ddr2_ip/example_design/par/
src/ddr2/ddr2_ip/example_design/par/create_ise.bat
src/ddr2/ddr2_ip/example_design/par/ddr2_ip.cdc
src/ddr2/ddr2_ip/example_design/par/ddr2_ip.ucf
src/ddr2/ddr2_ip/example_design/par/icon4_cg.xco
src/ddr2/ddr2_ip/example_design/par/ise_flow.bat
src/ddr2/ddr2_ip/example_design/par/makeproj.bat
src/ddr2/ddr2_ip/example_design/par/mem_interface_top.ut
src/ddr2/ddr2_ip/example_design/par/readme.txt
src/ddr2/ddr2_ip/example_design/par/rem_files.bat
src/ddr2/ddr2_ip/example_design/par/set_ise_prop.tcl
src/ddr2/ddr2_ip/example_design/par/vio_async_in100_cg.xco
src/ddr2/ddr2_ip/example_design/par/vio_async_in192_cg.xco
src/ddr2/ddr2_ip/example_design/par/vio_async_in96_cg.xco
src/ddr2/ddr2_ip/example_design/par/vio_sync_out32_cg.xco
src/ddr2/ddr2_ip/example_design/par/xst_run.txt
src/ddr2/ddr2_ip/example_design/rtl/
src/ddr2/ddr2_ip/example_design/rtl/ddr2_chipscope.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_ctrl.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_idelay_ctrl.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_infrastructure.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_ip.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_mem_if_top.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_calib.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_ctl_io.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_dm_iob.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_dq_iob.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_dqs_iob.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_init.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_io.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_top.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_phy_write.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_tb_test_addr_gen.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_tb_test_cmp.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_tb_test_data_gen.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_tb_test_gen.vhd
src/ddr2/ddr2_ip/example_design/rtl/ddr2_tb_top.vhd
src/ddr2/d