搜索资源列表
ip
- usart的verilog代码.rar 包括很多的FPGA ip 源码,可以直接应用 uart_vhdl.zip sl811usb包含源程序.rar mc8051_design.zip mcpu_1[1].05.zip minicpu.zip mmc_lark_original.zip
Ethernet_verilog_ip_core
- Ethernet(以太网)verilog ip core用verilogHDL语言写的以太网软核,对学习verilog语言和以太网有很大帮助。
USB2.0 IP核
- 完整的用VERILOG语言开发的USB2.0 IP核源代码,包括文档、仿真文件
以太网10-100M IP核Verilog源码
- 以太网10-100M IP核Verilog源码,可综合
在ISE下调用计数器IP核
- 非常简单的计数器,在ISE下调用计数器IP核,使用verilog开发得到的。-Very simple counter, under the invocation counter in the ISE IP cores, development has been the use verilog.
usb11.rar
- 基于verilog HDL的一个USB 1.1的IP 核,内有详细文档说明。,Verilog HDL based on a USB 1.1 of the IP core, which has detailed documentation.
USB2.0IP.rar
- 完整的用VERILOG语言开发的USB2.0 IP核源代码,包括文档,Complete Verilog language developed by USB2.0 IP core source code, including documentation
USB2.0-IP-core
- 用verilog 写的USB2.0,含源码。从别处找来的,不敢独享,希望对大家有帮助-Written by verilog USB2.0, including source code. Recruited from elsewhere, and not exclusive, we want to help
CAN_IP.rar
- 这是CAN总线控制器的IP核,源码是由Verilog HDL编写的。其硬件结构与SJA1000类似,满足CAN2.0B协议。,This is a IP core of the CAN bus controller written by the Verilog HDL. whose structure is similar with SJA1000,supporting the protocol of CAN2.0B.
fft_verilog.rar
- FFT IP core 源码 状态控制机,FFT IP core
i2c_ip.zip
- I2C的ip核,Verilog实现,可以直接用在你的项目中。I2C是一种简单实用的通讯协议。,I2C' s ip nuclear, Verilog realization, you can directly use in your projects. I2C is a simple and practical protocol.
cortex_m1
- cortex_m1 verilog IP,synplify环境-cortex_m1 verilog IP, synplify environment
fsk
- 用Verilog实现FSK调制,调用IP核实现正弦余弦的调制-Verilog implementation using FSK modulation, called IP core to achieve the modulation sine cosine
can_latest.tar
- 用Verilog写的CAN协议IP核 已经验证可以使用 -CAN protocol written in Verilog IP core has been verified using
usb
- USB的verilog IP模块,经过DesignCompiler综合验证-USB-verilog IP module, comprehensive verification through DesignCompiler
FPGA IP cores
- FPGA IP cores on verilog for USB CY7C68013, VGA, Ethernet DM9000A, Sound WM8731.
fft512
- 基于verilog IP核的FFT工程,512位FFT运算,(FFT engineering based on Verilog IP kernel and 512 bit FFT operation,)
USB2.0的IP核(详细verilog源码和文档)
- USB2.0的IP核开发.代码可以直接使用已经验证过(USB2.0 IP kernel development. Code can be used directly, has been verified)
ip核
- 购买的beckoff公司的ip核,提供了详细的datasheet以及协议说明,附上调用ip核的文件,采用verilog编写,平台可以在ISE里自己设置(Buy the beckoff company's ip kernel, provides a detailed datasheet and protocol descr iption, attached to the ip kernel file, using verilog prepared, the platform can be set
基于FPGA和IP核的FIR低通滤波器
- 用verilog语言实现数字电路低通滤波器(Implementation of digital circuit low-pass filter using Verilog language)