搜索资源列表
AES_128
- AES 128 bit with various device interface on FPGA
dec_aes
- decription aes vhdl code for fpga
Project
- 基于FPGA的AES算法的VHDL实现，低内存模式-aes vhdl code
GCM-AES_Implementation_Spec_v2
- AES GCM 算法介绍，对AES算法实现有一定帮助。-This document aims to explore hardware implementation of GCM-AES mode of operation specifically targeting FPGA [1] (Field Programmable Gate Arrays). The aim of such an implementation is to benchmark GCM-AES on FPGA in term
IYUG
- The AES-128 implementation as depicted in Figure 3 has been implemented on the FPGA. This required an initial round key addition followed by ten rounds of S-Box.
aes_inv
- this aes 128 bit encrption code eplimented on fpga-this is aes 128 bit encrption code eplimented on fpga
20161227_sf
- AES加密算法中的列混合模块的FPGA实现源代码，采用Verillog语言，在软件Quartus II上综合-AES encryption algorithm in the FPGA column hybrid module implementation source code, using language Verillog integrated in the Quartus II software
avs_aes_latest
- This is source code for something very important that is AVS AES standard hardware code for implementation both ASIC and FPGA
Coding Files
- We present an efficient hardware architecture design & implementation of Advanced Encryption Standard AES Rijndael cryptosystem. The AES algorithm defined by the National Institute of Standard and Technology NIST of United States has been widely
AESj 加密解密Verilog
- 128位AES加密解密，可以在FPGA上实现