搜索资源列表
EDA--light-water-
- 用VHDL设计的流水灯,基于xilinx ise-vhdl light water
mips--cpu
- 本文基于32位 MIPS CPU的体系架构,采用Xilinx ISE 9.1i软件,通过使用Verilog语言编写了32位MIPS单周期和多周期CPU的程序,完成了其逻辑设计并进行了仿真测试。-Based on a 32 MIPS CPU architectures using the Xilinx ISE 9.1i software, write a 32-MIPS, single cycle and multi-cycle CPU program completed its logic de
qpsk_demod_use_FPGA
- 根据软件无线电的思想,提出了一种新颖的数字信号处理算法,对QPSK信号的相位进行数字化处理,从而实现对QPSK信号的解调.该算法允许收发两端载波存在频差,用数字锁相实现收发端载波的同步,在频偏较大的情况下,估算频偏的大小,自适应设置环路的带宽,实现较短的捕获时间和较好的信噪性能。整个设计基于XILINX公司的ISE开发平台,并用Virtex-II系列FPGA实现。用FPGA实现调制解调器具有体积小、功耗低、集成度高、可软件升级、扰干扰能力强的特点,符合未来通信技术发展的方向。-According
VHDL_60-system_counter
- 用VHDL语言编写的简易60进制的可调节计数器,用于Xilinx ISE软件-A 60-digit system settable countr using VHDL, programming using Xilinx ISE
MODELSIMFANGZHEN(xilinxISE)
- MODELSIM仿真(适合xilinx ISE).pdf,硬件开发,FPGA相关,学习学习-MODELSIM simulation (for xilinx ISE). Pdf, hardware development, FPGA-related, learning to learn
aa
- 本程序是用Xilinx ISE 软件编写的。它完成了(7,3)码的编码工作。里面有源程序和用于仿真的测试文件-The program is written using the Xilinx ISE software. (7,3) code encoding. Inside source for simulation test file
yima
- 本程序是在Xilinx ISE上编写的,它完成了(7,3)码的译码工作。里面有源程序和用以仿真的测试文件-The program is written on Xilinx ISE, it completed the decoding of the (7,3) code. Source and for the simulation of the test file inside
juanji1
- 本程序是在Xilinx ISE上编写的,它完成(2,1,6)卷积码的编码工作。里面有源程序和用以仿真的测试文件-The program is written on Xilinx ISE, it completed the (2,1,6) convolutional code encoding. Source and for the simulation of the test file inside
juanji2
- 本程序是在Xilinx ISE上编写的,它完成(2,1,6)卷积码的译码工作。里面有源程序和用以仿真的测试文件-The program is written on Xilinx ISE, it completed (2,1,6) convolutional code decoding. Source and for the simulation of the test file inside
digtal_clock
- C51单片机上,显示时钟,闹钟,计时,用Xilinx ISE Design 编写-C51 microcontroller, clock, alarm clock, time, prepared with Xilinx ISE Design
fpga-for-ISE-and-Spartan
- 用赛灵思ISE9.2和Spartan-3E设计的四位计数器-Four counter with the Xilinx ISE9.2 and Spartan-3E
Assignment-3
- Assignment 3 Construct VHDL models for 74-139 dual 2-to-4-line decoders using three descr iption styles, i.e., behavioral, dataflow and structural descr iptions. (1) Synthesize and (2) simulate these models respectively in the environment of Xilinx I
assigment3
- Construct VHDL models for 74-139 dual 2-to-4-line decoders using three descr iption styles, i.e., behavioral, dataflow and structural descr iptions. Synthesize and simulate these models respectively in the environment of Xilinx ISE with the Mod
zjw
- XILINX ise上成功实现源文件、仿真文件、约束文件的编写,经验证正确无误-XILINX ise on the successful implementation of the source files, simulation files, the constraint file preparation, proven correct
Xilinx-ISE
- 苏州大学的一部很不错的关于飞思卡尔汽车竞赛的编程语言设计介绍的书-this book is very good book written by professors in Suzhou University,which relates to the design of programing by c/c++.
uart
- 基于XILINX+ISE的通用串行总线设计-Design based on the Universal Serial Bus XILINX+ISE
USB
- 基于XILINX+ISE+14.1的usb协议设计-Usb protocol design based on XILINX+ISE+14.1
carry_select
- 上传的代码是基于Xilinx下的ISE开发平台,用Verilog语言编写的carry_select加法器。-Upload the code is based on the Xilinx ISE development platform, the the Verilog language of carry_select adder.
music
- 利用FPGA模拟弹钢琴的Verilog代码。在Xilinx ISE 14.3 编译通过-Using FPGA Verilog code simulation play the piano. Compiled by Xilinx ISE 14.3
EMAC6
- verilog实现的FPGA三态以太网链路层通信代码,里面有状态机,并按各个模块的功能分了文件夹,还有说明文档,自定义帧的产生和接收,开发环境为Xilinx ISE,测试无误。-verilog realization FPGA Tri-Mode Ethernet link layer communication code, which the state machine, according to the function of each module sub folder, as well a