搜索资源列表
USB_Interface
- verilog USB USB的slave fifo的控制-verilog USB
lcd-code
- 比较完整的LCD接口代码,verilog编写,分为6800和8080两种CPU接口,且有完整的仿真程序-Relatively complete LCD interface code, verilog prepared 6800 and 8080 is divided into two types of CPU interfaces, and there is a complete simulation program
FPGA_FIFO
- 使用Verilog编写的同步FIFO,可通过设置程序中的DEPTH设置FIFO的深度,FIFO_WRITE_CLOCK上升沿向FIFO中写入数据, FIFO_READ_CLOCK上升沿读取数据。本程序对FIFO上层操作简单实用。-Prepared by the use of Verilog synchronous FIFO, through the setup program in the FIFO depth DEPTH settings, FIFO_WRITE_CLOCK rising
ref-sdr-sdram-verilog
- SDRAM的vegilog代码,做一个SDRAM的封装成为SRAM一样进行操作。一个顶层文件下由三个模块-SDRAM
VGA-VerilogHDL
- 用Verilog HDL编写的VGA显示驱动程序-Verilog HDL prepared with VGA display driver
FIFO1
- FIFO存储电路的设计与实现,用verilog实现fifo的参考设计-FIFO memory circuit design and realization of the realization of fifo with Verilog reference design
fifo
- 先入先出缓冲存储器,采用verilog hdl-FIFO buffer memory, using verilog hdl
asyn_fifo
- verilog编写的异步fifo源代码,asyn_fifo.v为顶层,调用其他四个文件-asynchronous fifo prepared Verilog source code, asyn_fifo.v for top-level, call the other four documents
AS_FIFO_DESIGN_Verilog
- 使用Verilog硬件描述语言完成了一个异步FIFO的设计,供相关硬件开发人员参考。-Verilog hardware descr iption language used to complete an asynchronous FIFO design, hardware development for the relevant reference.
fifo_src
- verilog语言实现,利用BlockRAM实现FIFO。-Verilog language, the use of BlockRAM achieve FIFO.
fifo
- 先进先出缓存器的verilog设计与实现-design of fifo(first in first out)
fifo
- 实现fifo的基本功能。使用Verilog能够实现的同步数据先入先出功能,简单易懂,并带有相应的测试文件-Fifo realize the basic functions. Be able to use the Verilog implementation of the synchronous data FIFO functions, easy to understand, with the corresponding test file
ASYNCFIFO
- 异步FIFO的FPGA实现,XILINX FPGA, ISE ,VHDL语言实现-asynchronous fifo
syn_fifo
- A Verilog descr iption of a synchronous FIFO memory circuit
FIFO
- 利用Verilog实现了一个FIFO,包含几个模块文件,适合初学Verilog的朋友,含测试代码。-Verilog achieved using a FIFO, a document contains several modules, suitable for novice Verilog friends, including test code.
Memory
- Example of a FIFO code in verilog language, to control a bus. With a memory stack and a testbench.
FIFO_Buffer
- Verilog的FIFO源代码,可综合,并以运用到具体工程中-Verilog source code of the FIFO can be integrated and applied to specific projects
fifo_test
- FIFO读写verilog程序,经本人验证,能够顺利运行。实现FPGA对fifo的控制。-the example of writing and reading the fifo ram of the fpag,i have already tested it.
parallel-fifo
- 利用Verilog语言编写的并行数据传输程序,在编译环境中编译通过。- the model of parallel data transmit which is written of verilog.