搜索资源列表
-
0下载:
一个并行转串行的verilog源程序,可以讲12位并行数据转换为一个串行数据,A parallel to serial verilog source code you can transfer your parallel data to serial data.you have 12bits parallel data then you will have a serial data
-
-
0下载:
LDPC的Verilog程序源代码,包括仿真数据等。文件很大,请慢慢下载,LDPC of Verilog source code, including the simulation data. Large file, please download slowly
-
-
1下载:
8b10b转换编码、解码verilog源代码,8b10b transcoding, decoding verilog source code
-
-
1下载:
Verilog中经典的自动售货机的源代码,包含测试程序,Vending machine in the classic Verilog source code, including test procedures
-
-
0下载:
arm 的ssp—spi verilog源代码,arm of the ssp-spi verilog source code
-
-
1下载:
RGB转为YCBCR格式的verilog源代码,对熟悉verilog编程有帮助,RGB to YCbCr format Verilog source code, to people familiar with Verilog programming help
-
-
0下载:
Verilog编写的UART程序源代码。测试成功。支持字符串发送,UART prepared Verilog source code. Successful test. Support string sent
-
-
0下载:
Cordic算法实现DDS的Verilog 源码,14位精度,非常实用的。-DDS algorithm Cordic the Verilog source code, 14-bit accuracy, very practical.
-
-
0下载:
verilog编写的读写fifo的源码,包括sram的读写控制-verilog source code written to read and write fifo, including the sram to read and write control
-
-
0下载:
TFT液晶屏驱动模块Verilog源码。实现方法:XC95288+K6R4008,K6R4008主要用作帧缓冲区,此模块仅支持256色-TFT LCD driver module Verilog source code. Realization: XC95288+ K6R4008, K6R4008 mainly used as a frame buffer, this module only supports 256 colors
-
-
0下载:
完整的用VERILOG语言开发的USB2.0 IP核源代码,包括文档、仿真文件-VERILOG language with a complete development of USB2.0 IP core source code, including files, simulation files
-
-
0下载:
基于FPGA的嵌入式机器人视觉识别系统模块源代码,也包括了所有硬件设计资料,是VERILOG格式-Embedded FPGA-based Robot Vision Recognition System module source code, including all hardware design information
-
-
0下载:
fir滤波器-verilog,基于verilog的fir滤波器源码-fir filter-verilog, the fir filter based on the Verilog source code
-
-
0下载:
采用用verilog语言编写的全数字锁相环的源代码。-Verilog language used by all-digital phase-locked loop' s source code.
-
-
0下载:
vga 控制器的verilog 源码 ,fpga上可实现图片的显示-vga controller Verilog source code, fpga achievable picture display
-
-
1下载:
用verilog编写的分辨率提高的源代码 采用双线性插值-Written resolution with the verilog source code to improve the use of bilinear interpolation
-
-
1下载:
fpga控制ti的多通道高精度ad芯片ads8364的verilog源码-fpga multi-channel high-precision control ti ad-chip ads8364 the verilog source code
-
-
1下载:
基于FPGA的AES算法实现的VERILOG源代码,对于信息安全专业研究AES算法的硬件实现很有用-FPGA-based AES algorithm implementation VERILOG source code, for the information security professional research of the hardware implementation of AES algorithm is useful
-
-
0下载:
伪随机序列产生器-线性反馈移位寄存器,Verilog HDL 原代码。-Pseudo-random sequence generator- linear feedback shift register, Verilog HDL source code.
-
-
0下载:
这是一个求最大公约数的verilog源码-this is a verilog source code which can count the greatest common divider .
-
«
1
2
3
45
6
7
8
9
10
...
50
»