搜索资源列表
-
0下载：
一些用verilog编写的小程序，有全加器，计数器，比较器VGA显示，键盘扫描等-Some small programs written using verilog have full adder, counter, comparator VGA display, keyboard scanning, etc.
-
-
0下载：
一个用Verilog语言实现的八位二进制数比较器。包含工程文件和实现文档。-One with the Verilog language implementation of the eight binary comparator. And the achievement of the document contains the project file.
-
-
0下载：
数值比较器，Verilog实现，带具体实验说明文档。-Numerical comparator, Verilog realization of experiments with specific documentation.
-
-
0下载：
加法器 比较器verilog hdl 等简单小程序 新手学习中 见谅-Adder comparator verilog hdl Adder comparator verilog hdl a small way as simple novice learning apologize
-
-
0下载：
一个用verilog写的基本的比较器，其中带了一些其他的电路，也是用verilog编的，希望对读者有用。-Use verilog to write a basic comparator, which brought a number of other circuits, but also with the verilog code, and I hope useful to readers.
-
-
0下载：
用verilog编了一个比较器，开发环境是xilinx ise10.1-Verilog compiled using a comparator, the development environment is the xilinx ise10.1
-
-
0下载：
8位二进制的数值比较器，这是用verilog hdl语言中的行为建模写的-8-bit binary value of the comparator, which is used in the verilog hdl behavioral modeling language to write
-
-
0下载：
verilog code for beginner (adder, comparator, mux, or, and subtractor)
-
-
0下载：
Basic 4-bit Comparator project in verilog
-
-
0下载：
verilog FPGA060 比较器实验例程和文档-verilog FPGA060 comparator test routines and documentation
-
-
0下载：
比较器，四位的比较器，verilog的语言编写的，可以用-The comparator, the comparator four, Verilog language, can be used
-
-
0下载：
全加器，比较器等verilog hdl代码 以及测试代码-Full adder verilog hdl code of the comparator
-
-
0下载：
使用verilog语言，在FPGA开发工具ISE上实现比较器功能。-The use of Verilog language, in FPGA ISE development tools to achieve the comparator function.
-
-
0下载：
“Randomized Smoothing Networks” introduced the idea of using networks composed of a type of comparator/memory element, initialized to random initial states, to create smoothing networks, which take arbitrary input loads into the network and produce a
-
-
0下载：
用Verilog描述了一个比较器,输入a和b，当a>b时，输出为a，反之，输出为b-descr iption a comparator by Verilog , the input a and b, when a> b, the output is a, the other hand, the output is b
-
-
0下载：
// File : 4 Bit Comparator design using behavior modeling style.v-// File : 4 Bit Comparator design using behavior modeling style.v
-
-
0下载：
Verilog program for an 8bit up down counter
-
-
0下载：
COMPERATOR 2位比较器，含测试(COMPERATOR 2 bit comparator, including testbanch)
-
-
2下载：
用中规模MSI基本逻辑功能模块 实现关模比较器（要求分别使用中规模和语言实现）：
功能要求：它的输入是两个8位无符号二进制整数X和Y，以及一个控制信号S；输出信号为1个8位无符号二进制整数Z。输入输出关系为：当S=1时， Z=min(X,Y)；当S=0时， Z=max(X,Y)。(Modeling comparator is implemented by using basic logic function modules of medium-scale MSI (medium-scale an
-
-
1下载：
该程序实现的是一个比较器，输入两个数字，进行比较，将结果输出(The program implements a comparator that inputs two numbers, compares them, and outputs the results.)
-
