搜索资源列表
VHDL_Development_Board_Sources
- 这是我最近买的一套CPLD开发板VHDL源程序并附上开发板的原理图,希望对你是一个很好的帮助!其中内容为:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,四位比较器,7段数码管,i2c总线,lcd液晶显示,拨码开关,串口,蜂鸣器,矩阵键盘,跑马灯,交通灯,数字时钟.-which I have recently bought a CPLD Development Board VHDL source code accompanied the development
Verilog_Development_Board_Sources
- 朋友，我是Jawen.看到先前上载的一套CPLD开发板的VHDL源码挺受欢迎的，现在就将她的Verilog源码也一并贡献给大家：8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机,四位比较器,7段数码管,i2c总线,lcd液晶显示,拨码开关,串口,蜂鸣器,矩阵键盘,跑马灯,交通灯,数字时钟-friends, I Jawen. previously seen on the set of CPLD Development Board VHDL source code q
verlog_basic
- 用verlog语言编的一些基础实验,适合于FPGA/CPLD的初学者。内容包括8位优先编码器，乘法器，除法器，多路选择器，二进制转BCD码，加法器，减法器等等。-verlog used some language addendum to the basic experiment, which is suitable for FPGA / CPLD beginners. Including eight priority encoder, multipliers, dividers, multi-p
基于vhdl的二进制转BCD码的设计
- 基于vhdl的二进制转BCD码的设计，已经经过调试，可直接使用,Vhdl based on binary code to BCD design, has been testing can be used directly
Mars-EP1C6-F_code1
- 此包中为FPGA学习板中的基础实验代码.共包括8个实验源代码:8位优先编码器,乘法器,多路选择器,二进制转BCD码,加法器,减法器,简单状态机和四位比较器.-In this package for the FPGA board to study the basis of the experiment code. A total of eight experiments, including source code: 8-bit priority encoder, multipliers, mul
2-Decimal-BCD-Decoder
- 二-十进制BCD译码器，就是用VDHL编写的将二进制转化为十进制的BCD译码器-2- Decimal BCD Decoder, is to use VDHL written into the binary decimal BCD decoder
B_to_D
- 二进制转BCD码程序，可作为7段数码管显示的编解码程序，VHDL编写的FPGA工程。-BCD binary code change process, as 7 digital display codec process, VHDL FPGA project prepared.
bin2bcd
- 用来将二进制的信号转化成BCD码形式的信号，用来在数码管上显示相应的数字。-To the binary signal into BCD code in the form of signals, used in the digital display the corresponding number.
2BCD
- 二进制转BCD码 verilog hdl Quartus II 9.0sp2 编译通过 所有的文件-Binary to BCD code verilog hdl Quartus II 9.0sp2 compile all the documents
bcd
- 4位二进制数转BCD码，由拨码键盘输入，结果由数码管显示-BCD 4-bit binary code switch from dial code keyboard input, the results from the digital display
shixun
- 能够实现AD0809的控制电路，并且能够实现二进制转化为BCD码的功能，是个简单电压表的程序-AD0809 can realize the control circuit, and will be able to realize the binary into BCD function, is a simple voltmeter program
BCD
- Verilog hdl编写的二进制转BCD码程序-BCD binary switch program written in Verilog hdl
t1_bin2bcd
- 二进制转BCD的verilog程序，实现二进制数到BCD的转换，该程序具有节约FPGA的内部逻辑资源等特点- Binary to BCD s verilog procedures to achieve binary number to BCD conversion, the program has an inter
B2BCD
- 基于VHDL的二进制转BCD码，简单高效，占用资源少，是国外一本最新书籍提倡的一种写法。-Binary switch based on VHDL BCD code, a simple and efficient method of resource usage, less is foreign advocates a kind of writing a new book.
BCD-CODE
- 基于FPGA的二进制转BCD码程序，非常适合初级菜鸟学习使用入门程序，欢迎大家下载学习-FPGA binary code to BCD based procedures, very suitable for learning to use primary rookie entry procedures, are welcome to download the learning
BCDma-verilog
- 二进制转bcd码，很好理解，适合新手用，可以学习学习-Bcd binary switch code, well understood, suitable for novice
Binary-BCD-code
- 用Verilog语言写的二进制转BCD码,可以作为课堂教学实验或者课后作业，有完整工程代码-Written in Verilog language transfer binary BCD code, can be used as a teaching experiment or the homework, a complete project code
count
- 本实验利用VHDL 硬件描述语言设计一个0~9999 的加法计数器。根据一定频率的触发 时钟，计数器进行加计数，并利用数码管进行显示，当计数到9999 时，从0 开始重新计数。 SW0 为复位开关。当开关拨至高点平时，计数器归0，当开关拨至低电平时，计数器开始计数。 该电路包括分频电路，计数器电路，二进制转BCD 码电路和数码管显示电路。-This experiment uses VHDL hardware descr iption language to design a 0 ~
8位二进制转bcd码
- 八进制转换码 硬件描述语言，通过测试，能用(b to bcd code very easy and readily to understand)
二进制码转化为ＢＣＤ码源程序
- 二进制码转化为ＢＣＤ码源程序,VHDL在FPGA验证(Conversion of binary code into BCD code source program)