搜索资源列表
Cadence_manual_1.2
- Cadence_manual_1.2.pdf
CH2CH1VHDL 数字电路参考书所有程序2
- CH2 VHDL 数字电路参考书所有程序2-CH2 VHDL digital circuit two reference books all procedures
Example-2-2
- 这些是verilog编程实例2,仅供参考-These are two examples of Verilog Programming for reference
(2,1,3)卷积码编解码
- (2,1,3)卷积码编解码，viterbi译码
systemc-2.2.0.这个是systemC在VC下编译后的文件
- 这个是systemC在VC下编译后的文件，响应的运行时 include systemc-2.2.0\src systemc.h 都文件。并且建立项目时 把SystemC.lib加入项目中即可编译SystemC,This is the systemC after VC complie, you can include the systemc-2.2.0\src systemc.h file and add SystemC.lib to your project .
leon-2.2.tar.gz
- 宇航级微处理器LEON2 2.2 VHDL源代码,很难找的.,Aerospace-grade microprocessor LEON2 2.2 VHDL source code, it is difficult to find.
实现PS/2接口与RS-232接口的数据传输
- 实现PS/2接口与RS-232接口的数据传输， 可以通过RS-232自动传送到主机的串口调试终端上并在数据接收区显示接收到的字符。,The realization of PS/2 port RS-232 interface with data transfer, RS-232 can be automatically sent to the host serial debug terminal and reception area in the data display received ch
V3(2)
- 设计一个7段数码管译码器，带数码管的4位可逆计数器 [具体要求] 1. 7段数码管译码器 使用拨码开关SW3, SW2, SW1, SW0作为输入，SW3为高位，SW0为低位。 将输出的结果在HEX1，HEX0显示。当输入为‘0000’~‘1111’显示为00~15， 2. 带数码管的4位可逆计数器 将实验三的结果在数码管上显示。结合上次实验，将4位可逆计数器，数码管显示，分别作为两个子模块，实现在数码管上显示的4位可逆计数器。-Design of a 7-s
Synplify.Premier.v9.6.2.with.I
- Synplify.Premier.v9.6.2.with.Identify.3.0.2 crack,Synplify.Premier.v9.6.2.with.Identify.3.0.2 crack
X-HDL3.2.52
- vhdl和Verilog HDL相互转换的软件，很难找的一款-vhdl and Verilog HDL mutual conversion software, very difficult to find a
2-4
- 2-4译码器 -2-4 decoder
altera_avalon_checksum7.2
- 7.2版的altera_avalon_checksum.altera提供的自定义组件的例子-7.2altera_avalon_checksum
quartusII7.2license(2)
- quartus7.2的license破解，里面有详细说明，简单实用-quartus7.2 to break the license, which has detailed descr iption of simple and practical
03.EDK8.2
- 使用xilinx virtex4芯片，设计环境为EDK，其中包含uart,片外sram操作，flash操作，DDR SDRAM操作，MAC自发自收，audio，video等试验-Xilinx virtex4 use chip design environment for the EDK, which contains the uart, chip sram operation, flash operation, DDR SDRAM operation, MAC spontaneous self-
ref3
- nexys 2 vhdl reference project for uart
HDB3_coder
- 实现了将64K低速NRZ码复接成2.048M高速HDB3码及其解复接过程，同时还用同步状态机剔除假同步和假失步的状态 -Achieved the 64K low-speed NRZ code 2.048M into high-speed multiplexing and demultiplexing HDB3 code then the process also removed using false synchronous state machine synchronization and f
xhdl3.2.55_windows
- Verilog与VHDL互相转化的最新版本的软件望对大家有用-Verilog and VHDL to transform the latest version of the software useful for all of us look
TLM-2.0.1
- SystemC TLM 2.0.1 2009/7/15 最新源码和文档。-The latest SystemC TLM 2.0.1 7/15/2009 source code and documents
oc_i2c_master
- I 2 C 是两线双向的串行接口，非常适合芯片级的通讯。由于 SOPC Builder并未提供 I 2 C 内核， 本节所描述的 I 2 C 内核是 Richard Herveille 制作的并发布到网上去的免费核。 关于 I 2 C 核的使用方法，请见光盘中 oc_i2c_master文件夹下的使用说明.txt。 -I 2 C is a 2-line bidirectional serial interface, very suitable for ch
systemc-2.2.0
- System C 2.2.0 developers file