搜索资源列表
AssignmentP3
- Assignment 3 Construct VHDL models for 74-139 dual 2-to-4-line decoders using three descr iption styles, i.e., behavioral, dataflow and structural descr iptions. (1) Synthesize and (2) simulate these models respectively in the environment of Xilinx
four_fadd
- 这是我在ISP编程实验中独立编写的采用结构化描述的四位全加器，通过四次映射一位全加器的方式实现了四位全加器的功能，并附有数码显示模块，将全加器的运算结果输出到数码管显示。-This is my ISP programming experiment in the preparation of an independent structural descr iption of the four full-adder, through the four mapping of a full adder
verilog_intr
- Verilog Overview n Basic Structure of a Verilog Model n Components of a Verilog Module – Ports – Data Types – Assigning Values and Numbers – Operators – Behavioral Modeling • Continuous Assignments • Procedural Blocks –
Xilinx
- Xilinx可编程逻辑器件的高级应用与设计技巧 全面介绍Xilinx的CoolRunnerII Spartan-3 Virtex-II VirtexII pro等器件的结构特性，以及ISE6及其辅助设计工具。 -Xilinx programmable logic devices and design techniques for advanced applications a comprehensive introduction to Xilinx s CoolRunnerII Sparta
8051VHDLSource
- Toplevel VHDL Structural model of a system containing 8051 -Toplevel VHDL Structural model of a system containing 8051
WallaceTreeMultiplier
- Wallace Tree Multiplier in VHDL for 4bit operation fully using structural language
The_Ten_Commandments_of_Excellent_Design_VHDL_Exa
- This short paper will give you some VHDL code examples that will help you design synchronous circuits that work first time.The philosophy behind Ten-Commandment code is that synthesizers are not to be trusted too much. Most of the code you will see i
20081129464173846
- 介绍Verilog HDL, 内容包括： – Verilog应用 – Verilog语言的构成元素 – 结构级描述及仿真 – 行为级描述及仿真 – 延时的特点及说明 – 介绍Verilog testbench • 激励和控制和描述 • 结果的产生及验证 – 任务task及函数function – 用户定义的基本单元(primitive) – 可综合的Verilog描述风格-Introduced the Verilog HDL, in
sdmlstruct
- This code implements the structural modelling of mealy type sequence detector to detect the sequence 1010. The code is a quartus project file
sdmrstruct
- This code implements the structural modelling of mealy type sequence detector to detect the sequence 1010. The code is a quartus project file
DECOORG
- vhdl codings of decoder. data flow modelling, structural and behavioral modelling codes with their output waveform and rtl schematic.
VHDL_book
- 详细介绍VHDL编程的基础知识，包括定义、结构要点、设计单元、操作符、数据类型、控制语句等等。适用于初学者入门。-Detailed VHDL programming basics, including definitions, structural elements, design elements, operators, data types, control statements and so on. Apply to beginners started.
tta
- 基于移动触发结构设计的可配置专用处理器的实现。-Trigger structural design based on mobile-specific processor can be configured to achieve.
adder
- 8 BIT STRUCTURAL CODE IN VHDL
CPU-heat-sink-and-thermal-analysis-of-structural-d
- CPU散热器结构设计与热分析，对于做机械设计的朋友应该有一定的参考作用！-CPU heat sink and thermal analysis of structural design, mechanical design for a friend so there should be some reference!
vhdlcodes4
- VHDL coding for 4X1 mux in behavioural modelling and for 16X1 mux in structural modelling.
mux16_1
- VHDL code foe 16:1 MUX using structural modelling
Structural-UpDown-Counter
- Structural UpDown Counter
Structural-Pipeline-Multiplier
- Structural Pipeline Multiplier
structural
- 4:2 ENCODER USING STRUCTURAL MODELING