搜索资源列表
quartus6.0
- Atlera 公司的开发软件平台quartus 6.0的license
Altera Quartus II 10.1最新破解文件
- Altera Quartus II 10.1最新破解文件，本人一直独家专用，X86和X64都有。-Altera Quartus II 10.1 latest crack file, I have been exclusively dedicated, X86 and X64 have.
Crack_QII_11.1_Window11.1
- altera quartus 11.1破解版-altera quartus 11.1破解版工具
Crack_QII81_FULL_License
- quartus 8.1 ipcore lic,包含ddr、ddr2、fir、nco-quartus 8.1 ipcore lic, with ddr, ddr2, fir, nco
quartusII7.2license(2)
- quartus7.2的license破解，里面有详细说明，简单实用-quartus7.2 to break the license, which has detailed descr iption of simple and practical
The-Duck
- Crack for Quartus II 8.0
Quartus2_cracker_72sp2
- Quartus 7.2工具软件的破解文件， 从中国区总代理处流出。-Quartus 7.2 software tool to break a document from the Department out of the general agent in China.
quartusII8.0_crack
- quartusII8.0软件的使用许可，需要学习的朋友可以拿来使用，不要外传，-quartusII8.0 software use license, you must learn from a friend can put to use, not rumor, thank you
quartus10.0-crack
- quartus10.0破解文件#用于Quartus II 10.0 ： #将sys_cpt.dll覆盖掉安装目录即可。 #把license.dat里的XXXXXXXXXXXX 用您老的网卡号替换(在Quartus II 10的Tools菜单下选择License Setup，下面就有NIC ID)。 #在Quartus II 10的Tools菜单下选择License Setup，然后选择License file，最后点击OK。 #注意：license文件存放
fpga
- TS流接收机上用的FPGA代码主要是把并行的TS流转成串行的ASI借口-TS stream FPGA code on the receiver is mainly used to flow into parallel serial ASI TS excuse
Chapter-2
- Verilog数字系统设计教程(第2版)”这本书的思考题没有答案，要多做实验和仿真-• Source code of designs in chapters 1 to 8. • Chapter 8 designs include the SAYEH processor, its C Compiler, and its Sort program run files. • Several Designs, including SAYEH, that are
Chapter-3
- Verilog数字系统设计教程(第2版)”这本书的思考题没有答案，要多做实验和仿真-• Source code of designs in chapters 1 to 8. • Chapter 8 designs include the SAYEH processor, its C Compiler, and its Sort program run files. • Several Designs, including SAYEH, that are
Chapter-4
- Verilog数字系统设计教程(第2版)”这本书的思考题没有答案，要多做实验和仿真-• Source code of designs in chapters 1 to 8. • Chapter 8 designs include the SAYEH processor, its C Compiler, and its Sort program run files. • Several Designs, including SAYEH, that are
Chapter-5
- Verilog数字系统设计教程(第2版)”这本书的思考题没有答案，要多做实验和仿真-• Source code of designs in chapters 1 to 8. • Chapter 8 designs include the SAYEH processor, its C Compiler, and its Sort program run files. • Several Designs, including SAYEH, that are
Chapter-6
- 练习六在verilog hdl中使用函数317 -• Source code of designs in chapters 1 to 8. • Chapter 8 designs include the SAYEH processor, its C Compiler, and its Sort program run files. • Several Designs, including SAYEH, that are programmed on
Chapter-7
- 练习七在verilog hdl中使用任务（task）319 -• Source code of designs in chapters 1 to 8. • Chapter 8 designs include the SAYEH processor, its C Compiler, and its Sort program run files. • Several Designs, including SAYEH, that are program
Chapter-8
- 练习八利用有限状态机进行时序逻辑的设计322 -• Source code of designs in chapters 1 to 8. • Chapter 8 designs include the SAYEH processor, its C Compiler, and its Sort program run files. • Several Designs, including SAYEH, that are programmed on