搜索资源列表
8 bit, bit by bit procesing unit
- This module does an bit by bit sum, 2 complement,or,and,xor,and not operation of two 8 bit numbers (not and 2 compliment its just 1 number) It has two shift registers that feed your numbers to the procesing unit with an external load/shift signal and
reg
- 8-bit Shift-Left Register with Positive-Edge Clock, Synchronous Parallel Load, Serial In, and Serial Out- 8-bit Shift-Left Register with Positive-Edge Clock, Synchronous Parallel Load, Serial In, and Serial Out
Example5
- 数控分频器设计 数控分频器的功能就是当输入端给定不同的输入数据时, 分频器对输入时钟 信号有不同的分频比,数控分频器就是用计数值可并行预置的加法计数器来设计 完成的,方法是将计数溢出位与预置数装载信号相接得到-NC NC divider divider design feature is that when the given input different input data, the frequency divider with a different frequency di
shft
- 含同步并行预置功能的8位移位寄存器。工作原理 当CLK的上升沿到来时进程被启动,如果这时预置使能LOAD为高电平,则将输入端口的8位二进制数并行置入移位寄存器中,作为串行右移输出的初始值;如果LOAD为低电平,则执行语句: reg8(6 downto 0)< reg8(7 downto 1)-8 bit shift register with synchronous parallel preset function. The principle of work when the ri
8_1
- 一个具有置位、复位、左移和右移功能的八位移位寄存器/“01011010”序列检测器。移位寄存器电路端口为:异步清零输入端口rst,输入时钟clk,置数判断输入端口load,移位类型判断输入端口m,数据输入端口data[7:0],输出端口q[7:0]。序列检测器电路端口为:异步清零输入端口rst,输入时钟clk,串行数据输入端口d,输出标志端口s。(A eight bit shift register / 01011010 sequence detector with set, reset, le
tpmui
- It describes the application of load forecasting, Chaos indicator for Lyapunov index calculation, Ensure accurate communication is learning a good helper.
sb133
- Based on SVPWM three-level inverter matlab simulation, It describes the application of load forecasting, EULER numerical analysis method.
ebepd
- It describes the application of load forecasting, Example tracking mean cheap, Six degrees of freedom to achieve inverse kinematics algorithm.
cnt8updown
- 8位上下同步计数器 适宜小型练手操作 易于理解(an 8-bit up and down synchronous counter in VHDL with the following features: (1) The same ports are used for signals to be inputted and outputted. The ports are bi-directionally buffered (three-state). (2) The counter is