搜索资源列表
c21_pn_code_generator
- 精通verilog HDL语言编程源码之7——伪随机序列应用设计-Proficient in programming language source verilog HDL of 7- the application of pseudo-random sequence design
ca
- 基于vhdl/verilog的gps接收机伪随机码产生程序。已经过仿真综合。-Based on vhdl/verilog of the gps receiver pseudo-random code generation process. Simulation has been integrated.
verilog_risc
- RISC状态机由三个功能单元构成:处理器、控制器和存储器。 RISC状态机经优化可实现高效的流水线操作。 RISC 中的数据线为16位。 在数据存储器中的0到15的位置放置16个随机数,求16个数的和,放在数据存储器的16、17的位置,高位在前 对这16个数进行排序,从大到小放置在18到33的位置 求出前16个数的平均数,放在34的位置 基本指令有NOP, ADD, SUB, AND, RD, WR, BR,BC。 因为采用16位指令,有扩充的余地。-RISC
DE2_VGA3
- The VGA example generates a 320x240 diffusion-limited-aggregation (DLA) on Altera DE2 board. A DLA is a clump formed by sticky particles adhering to an existing structure. In this design, we start with one pixel at the center of the screen and allow
prbsforip
- 本文设计了一种简捷而又高效的伪随机序列产生方法,最后通过统计对比,说名这种方法产生的随机序列不仅周期长 还具有两好的随机特性-This paper designed a simple and efficient method for the selection of pseudo-random sequence, and finally through statistical comparison, saying that this method of random sequence gen
rondom
- 文章里介绍了移位序列发生器的原理及建立的模型,附有相关的vhdl程序-random vhdl
adaptive_lms_equalizer_latest.tar
- In communication systems channel poses an important role. channels can convolve many different kind of distortions to our information. In perticular wireless channels multipath distortion is sevear. and more sevear is such distortion is random.
sram64
- 随机存储器VHDL代码,已用quartusII6.0验证,可用,可实现模块-Random access memory VHDL code has been used to verify quartusII6.0 can be used to deliver modules
2007
- 本数字示波器以单片机和FPGA为核心,对采样方式的选择和等效采样技术的实现进行了重点设计,使作品不仅具有实时采样方式,而且采用随机等效采样技术实现了利用实时采样速率为1MHz的ADC进行最大200MHz的等效采样。-The digital oscilloscope and a single-chip FPGA as the core, the choice of the sampling methods and the equivalent sampling technique designed
sui
- 应用硬件描述语言产生随机数,在模糊控制仿真中应用的较多-By VHDL generating random Numbers, in the application of the fuzzy control simulation
wsjscsq
- VHDL程序设计的应用举例:伪随机数产生器-VHDL Programming Application examples: pseudo-random number generator
itrl
- 交织 本程序是自己编写的随机交织 可以实现任意维度 任意长度 的交织 比起其他的实现方法更具有 推广型-Intertwined in this program is to prepare its own random interleaving can achieve any arbitrary length of the intertwined dimensions of the implementation is more than the other type has the ext
dual
- This module defines a Synchronous Dual Port Random Access Memory.
wei
- 为随机序列的FPGA实现 可变长度。值得学习-FPGA realization of a random sequence of variable length. Worth learning
PSEUDO_RANDOM_ise9migration
- Pseudo Random Generator source code
BER_examination
- 基于FPGA的伪随机序列误码率检测,包括随机序列的发生,随机序列的接收统计。-FPGA-based pseudo-random sequence of bit error rate testing, including the occurrence of random sequence, random sequence to receive statistics.
vhdl
- 伪随机序列发生器得VHDL语言源代码,已通过仿真。-Pseudo-random sequence generator may VHDL language source code, by simulation.
veriloglinear-feedback-shift-register
- verilog 随机函数产生-random function
m_vhdl
- 设计一个伪随机序列发生器,采用的生成多项式为1+X^3+X^7。要求具有一个RESET端和两个控制端来调整寄存器初值(程序中设定好四种非零初值可选)。-Design a pseudo-random sequence generator, using the generating polynomial 1+ X ^ 3+ X ^ 7. Requires a RESET terminal end and two control registers to adjust the initial valu
PN7_gen_wtb
- 一个用vhdl语言写的产生伪随机数PN7例子,经过altera的fpga测试可以使用。-Written in a language with vhdl generate pseudo-random number PN7 example, after the fpga altera test can be used.