搜索资源列表
x2uart-all
- 适用异步收发器设计的vhdl语言,是学习UART知识的好例程-Asynchronous Receiver Transmitter apply VHDL design language, are a good knowledge of study UART routines
uart_tx
- Interface for Transmitter UART
UARTVHDL
- UART是广泛使用的串行数据通讯电路。本设计包含UART发送器、接收器和波特率发生器。设计应用EDA技术,基于FPGA/CPLD器件设计与实现UART。-UART is a widely used serial data communication circuit. The design includes UART transmitter, receiver and baud rate generator. Application of EDA design technology based o
UARTRX
- its code for uart transmitter.
UART
- UART receiver transmitter verlog code
UART
- UART (universal asynchronous receiver transmitter protocol) working verilog
TLC5510-VHDL
- (1)UART发送器VHDL程序 --文件名:transfer.vhd。 --功能:UART发送器。 --说明:系统由五个状态(x_idle,x_start,x_wait,x_shift,x_stop)和一个进程构成。 -(1) UART transmitter VHDL program- the file name: transfer.vhd.- Function: UART transmitter.- Descr iption: The system consists of
uart_tx_2
- VHDL Code for UART Transmitter
1UART
- Descr iption : Behavioral model of UART transmitter -- -- Model reads semicode from text file and performs UART transmissions -- Supports: -- outputs: TxD - UART Transmit Data-Descr iption : Behavioral model of UART transmitter --
uart_rx_test
- 基于verilog的串口uart发送端实现-Verilog-based serial uart transmitter to achieve
A-Simplified-VHDL-UART
- In embedded systems, the processor that we choose for our design may not come with built-in peripherals. Therefore, designers will have to implement these devices in hardware keeping in mind that they will need to interface to the processor. In this
UART
- 基于FPGA的(Universal Asynchronous Receiver Transmitter,UART)串行通信设计论文-FPGA BASIC FOR (Universal Asynchronous Receiver Transmitter,UART)
uart
- Verilog 编写全双工UART input clk, // 这个模块的主时钟 input rst, // 同步复位信号 input rx, // 串口接收端口 output tx, // 串口发射端口 input transmit, // 发送信号 input [7:0] tx_byte, // 发送的字节 output received, // 表明,已接受到一个字节 output [7:0] rx_
uart_tx_and_rx
- A verilog code for UART transmitter and receiver system-A verilog code for UART transmitter and receiver system...
UART
- 本论文使用Verilog HDL 语言描述硬件功能,利用QuartusII 5.0在 FPGA 芯片上的综合描述,采用模块化设计方法设计UART(通用异步收发器)的各个模块。-The paper using Verilog HDL language to describe hardware features, the use of the FPGA chip QuartusII 5.0 comprehensive descr iption of the modular design approa
uart_tx
- uart transmitter module in verilog hdl
UART
- UART Package Declaration with Receiver Transmitter !
uart_mm
- Its uart transmitter and receiver
xapp223
- UART Receiver with internal 16-byte buffer and UART Transmitter with internal 16-byte buffer for Virtex, Virtex-E and Spartan-II FPGAs-UART Receiver with internal 16-byte buffer and UART Transmitter with internal 16-byte buf
uart_test
- 收发端都采用2M波特率发送串口数据,通过PIN口直接输入输出串口数据,目的是为了跟外围高速器件完成高速的串口数据的收发,普通USB转串口的都只能支持不到1M的波特率,内部采用乒乓FIFO进行时钟域切换以及缓存(The transmitter and receiver are used 2M baud rate serial data transmission, directly through the PIN port serial input and output data, the purp