Verilog实现时钟和闹钟功能，可以设置初始时间，调节时间。-Verilog realize the clock and alarm clock function, you can set the initial time, adjust the time.