搜索资源列表
VerilogHDLshejifengpingqihe32weijishuqi
- 本文件介绍的是用VerilogHDL语言设计分频器和32位计数器.-This paper presents the design using Verilog HDL language Frequency Divider and 32 counters.
pld MegaWizard Plug-In Manager
- 利用QuartusII的"MegaWizard Plug-In Manager", 设计输入数据宽度是4bit的ADD、SUB、MULT、DIVIDE、COMPARE 把它们作为一个project,DEVICE选用EPF10K70RC240-4，对它们进行 时序仿真，将仿真波形（输入输出选用group）在一页纸上打印出来。 2.利用QuartusII的"MegaWizard Plug-In Manager"中的LPM_
devider_design
- Abstract循序电路第一个应用是拿来做计数器((笔记) 如何设计计数器? (SOC) (Verilog) (MegaCore))，有了计数器的基础后，就可以拿计数器来设计除频器，最后希望能做出能除N的万用除频器。-Abstract The first application of sequential circuits are used to make counter ((notes) How to design a counter? (SOC) (Verilog) (MegaCore)),
jishuqi
- verilog语言实现计数器等功，可以供给大家学习参考，入门价值较大-verilog language counters and other functions, can supply them to learn from reference, value larger entry
jishuqi
- 4位二进制的计数器 Verilog 代码-4-bit binary counter Verilog code
count_1000
- 适用于verilog hdl初学者——0-999加法计数器，内带vwf波形仿真-Suitable for beginners 0-999 adding counter verilog hdl, which with vwf waveform simulation
counter
- 利用verilog编写的分频计数器，包括0.01s,1ms，1s三个计数器，可适用于ise14.7开发环境-Use verilog to write a crossover counter, including 0.01s, 1ms, 1s three counters, applicable to ise14.7 development environment
trtgh4P944
- 8位十进制计数器,采用Verilog语言编写，成功与大家分享一下-8-bit decimal counter, use Verilog language, to share with you about my success
counter
- 用verilog实现基于FPGA的计数器功能实现-Realization of counter function based on FPGA with Verilog