搜索资源列表
BCDcounter-piture
- BCD counter Dg ewgt wee rwh wer w-BCD counter Dg ewgt wee rwh wer w
AT89C51
- 随着微电子技术的不断发展,微处理器芯片的集成程度越来越高,单片机已可以在一块芯片上同时集成CPU、存储器、定时器/计数器、并行和串行接口、看门狗、前置放大器、A/D转换器、D/A转换器等多种电路,这就很容易将计算机技术与测量控制技术结合,组成智能化测量控制系统。这种技术促使机器人技术也有了突飞猛进的发展,目前人们已经完全可以设计并制造出具有某些特殊功能的简易智能机器人。-With the continuous development of microelectronic technology,
devider_design
- Abstract循序电路第一个应用是拿来做计数器((笔记) 如何设计计数器? (SOC) (Verilog) (MegaCore)),有了计数器的基础后,就可以拿计数器来设计除频器,最后希望能做出能除N的万用除频器。-Abstract The first application of sequential circuits are used to make counter ((notes) How to design a counter? (SOC) (Verilog) (MegaCore)),
VHDL
- eda课程,包括数码管显示,可变步长计数器的编写-eda courses, including digital display, variable-step preparation of counter
99seconds
- 99秒码表计数器,通过AT89S51控制的秒码表计数器以及C语言与汇编语言编程-Code Table 99 seconds counter, AT89S51 control through the second code table and the counter C programming language and assembly language
Counter
- This the counter program for counting the input frequency.-This is the counter program for counting the input frequency.
pinglvji1
- 这是07浙江省大学生电子设计的论文 频率计-This is the 07 papers Undergraduate Electronic Design, Zhejiang, frequency counter
jz
- 实验一 工业顺序控制 实验二 定时器实验 实验三 串行通信实验 实验四 计数器实验-Experiment 1 Experiment 2 industrial sequence control timer Experiment 3 Experiment 4 Counter serial communication experiment
frequencydivider
- 计数器和分频器的PDF资料,供大家参考哈。希望对大家有用-Counter and frequency divider of the PDF information for your reference ha. Want to be useful to everyone
STRUCTURALMODELOFASYNCHRONUSCOUNTER
- asynchronous counter implented instructural model of vhdl-asynchronous counter implented instructural model of vhdl
Frequency-Counter
- rpm FREQUENCY COUNTER
hdl
- 数字频率计数器,可用四位数码管显示所测试频率。有千位小数点进行量程控制-Digital frequency counter, four digital display can be used for testing frequency. Has 1000 decimal to range control
Trafficcontrolsystemdesign
- ⒈ 了解交通灯管理的基本工作原理 ⒉ 熟悉8259中断控制器的工作原理和应用编程 ⒊ 熟悉8255并行接口的各种工作方式和应用 ⒋ 熟悉8253计数器/定时器的工作方式及应用编程,掌握利用软硬件相结 合定时的方法 ⒌ 掌握多位LED显示问题的解决 -But understand the basic principle of management of traffic The 8259 interrupt controller with the working princi
S4
- dESIGN OF mODULO N COUNTER
java3
- 实验四:毕达哥拉斯三元组 实验目的:1.嵌套的for循环。 2.使用计数器控制的循环。 3.使用“强力(brute force)”来解决问题。 问题描述:直角三角形的各边长度都可以为整数。这组代表直角三角形各边的整型值称为 毕达哥拉斯三元组。这3条边必须满足如下关系:两条直角边的平方和等于斜边的平方。在1到500的范围内,找出所有适合于side1,side2和hypotenuse的整形毕达哥拉斯三元组。使用一个3层嵌套的for循环尝试所有可能的情况。该程序是“强力
timing-integrated
- 定时-计数器综合应用电子钟,讲述了如何应用中断定时器-Timed- to the counter integrated application of electronic bell, about how to use the interrupt timer
SPI_DAC
- 采用CPU Timer0产生定时周期50ms,输出锯齿波使能看门狗,在主函数中刷新计数器-The CPU Timer0 timing cycle of 50ms, the output sawtooth enable the watchdog refresh counter in the main function
counter
- 用VHDL设计一个带加减功能的同步计数器-VHDL design a synchronous counter with addition and subtraction functions
FREKUENSI-COUNTER
- COUNTER FREQUENCY FOR LEARNING USED ASSEMBLY CODE 8051 FAMILY
Visitors-Counter
- visitor counter using the 8051