用verilog语言描述了MIPS的5级流水线。-Language described by verilog MIPS 5-stage pipeline.

用Verilog实现一个简单的单周期CPU，并运行Quicksort程序以验证正确性。-This file is written in Verilog to achieve a single cycle processor. It can run in Quartus2.