当前位置：
首页 资源下载
搜索资源 - UART using verilog
搜索资源列表
-
0下载：
this a Uart source code using Verilog.
-
-
3下载：
使用Quartus ii软件，编程语言为Verilog语言，实现UART通信协议，FPGA的时钟信号为50MHz-Using the Quartus ii software, programming languages Verilog, UART communication protocol implementation, FPGA 50MHz clock signal
-
-
0下载：
带有自适应功能的UART，是用VERILOG编写的源码，包括测试文件，与大家分享-Adaptive function with UART, are prepared using VERILOG source code, including test papers, to share with you
-
-
0下载：
uart using verilog hdl
-
-
0下载：
采用verilog语言描述的uart串口驱动程序主要用于调试-Using verilog language to describe the uart serial port driver is mainly used for debugging
-
-
0下载：
A sample that describe how to make wiring between modules using verilog ,it contain two stages of inverter of SW1 as input and LD7 as output
-
-
0下载：
uart接口，使用Verilog编写，适用于各类FPGA-uart interface written using Verilog, applicable to all FPGA
-
-
0下载：
Verilog编写的UART模块,波特率19200，系统时钟100MHz,x3s50an应用成功-UART module using Verilog
-
-
0下载：
用Verilog语言实现的FPGA UART独立收发模块
思路简单，代码简洁。在Lattice LFE3EA VERSA开发板上验证通过,编译器Lattice Diamond.
功能：串口收到数据后立即回传，此后每一秒串口数据+1再发送。-Using Verilog language independent of FPGA UART transceiver idea is simple, concise code. Development board in Lattice LFE3EA
-
-
0下载：
使用verilog语言实现的UART控制器，包含发送和接收部分，波特率可调。-Using the UART controller verilog language, including sending and receiving part, the baud rate is adjustable.
-
-
0下载：
用Verilog HDL编写的串口输入输出程序，可实现数据的传输，在DE2-70上测试通过，有很大的参考价值。-Prepared by the serial input and output using Verilog HDL program can achieve data transmission test by DE2-70, there is a great reference value.
-
-
0下载：
develop uart using verilog language-develop uart using verilog language...
-
-
0下载：
本论文使用Verilog HDL 语言描述硬件功能，利用QuartusII 5.0在 FPGA 芯片上的综合描述,采用模块化设计方法设计UART（通用异步收发器）的各个模块。-The paper using Verilog HDL language to describe hardware features, the use of the FPGA chip QuartusII 5.0 comprehensive descr iption of the modular design approa
-
-
0下载：
用 verilog 编写的串口通信程序，编译通过，代码完整，非常好用下载就可用，全力推荐新手使用-Using verilog prepared by the serial communication program, compile, code integrity, very easy to use you can download to use, fully recommended for newbies
-
-
0下载：
用Verilog实现简单的串口通信，经过功能仿真和板上调试，接收和发送模块均无问题-Using Verilog realize a simple serial communication, through functional simulation and on-board debugging, had no problems receiving and sending module
-
-
0下载：
用Verilog HDL编写的uart程序，亲测可行，注释很详细！-Written using Verilog HDL uart program, pro-test is feasible, very detailed notes!
-
-
0下载：
UART transmitter using Verilog
-
-
0下载：
串口的实现代码，用verilog编写的，并附有仿真文件。-Serial implementation code written using verilog, together with simulation files.
-
-
0下载：
嵌入式串口通讯，采用verilog编写，在altera开发板上运行(Embedded serial communication, written using Verilog, altera development board on the run)
-
-
0下载：
使用verilog实现串口通信功能，modesim仿真成功(Using Verilog to achieve serial communication function, modesim simulation success)
-
