搜索资源列表
ModelSim Advanced Debugging - Student Workbook 5.6
- 这是mentor公司modelsim软件的高级调试技巧培训。对于从事可编程逻辑系统开发的工程师们，这是非常必要掌握的知识。-modelsim software company's senior debugging skills training. Having engaged in the development of programmable logic system engineers, it is necessary to grasp knowledge.
Modelsimhelp
- Modelsim 5.6 se 简易使用教程
ModelsimSE 6.5安装破解流程
- Modelsim软件是电路开发的重要工具
Altera Modesim破解版的LICENCE
- Altera Modesim破解版的LICENCE. 下载解压后: 1.直接运行mentorkg.exe(生成的license.txt拷贝到D:\altera\80\modelsim_ae\下或者mentorkg.exe拷贝到此目录下运行). 2.设置环境变量lm_license_file="D:\altera\80\modelsim_ae\license.txt" 3.搞定,Altera Modesim cracked version of the LICENCE.
sim.rar
- 通用的循环码编码器和（7,4）循环码译码器。采用VERILOG HDL编写，通过硬件验证。需使用modelsim 5.6仿真,Common cyclic code encoder and (7,4) cyclic code decoder. VERILOG HDL preparation used by the hardware verification. Need to use simulation modelsim 5.6
ModelSim6.5_March_9_2009.rar
- Modelsim6.5 2009年官方培训教程,Official Modelsim6.5 2009 Training Course
modelsim_6.3f_6.4b_6.5_crck.ra
- 目前这个生成的key在modelsim se 6.3f 6.4b 6.5测试没问题。因为这几个版本是我逐步升级的，应该说从6.3f~6.5的都可以用。测试环境为windows xp sp3. vista没有测试。按理说是一样的。使用过程中遇到的一些问题的解决办法关于key里面生成中文字符的情况产生原因是，windows当前用户名和主机名是中文，修改之后重新生成一次。在安装的时候要设置环境变量LM_LICENSE_FILE，指向lincense的的路径和文件名。需要在cmd下使用modelsim的
Mentorkg_2010
- Modelsim 6.6 破解，Windows & Linux通用-Modelsim 6.6 crack, can be used for Windows/Linux edition.
modelsim-win32-6.5-se_Crack
- modelsim-win32-6.5-se 解破文件。 功能全。可以用到2020年。可以用于VHDL,VERILOG, system C 等模拟及混合模拟。-modelsim-win32-6.5-se solutions broken files. full loaded. expired in 2020.. Can be used for VHDL, VERILOG, system C simulation and mixed simulation.
Modelsim
- Modelsim 5.6詳細使用教學手冊-Of Modelsim 5.6 using the instruction manual
TestBench
- 怎样写testbench 本文的实际编程环境：ISE 6.2i.03 ModelSim 5.8 SE Synplify Pro 7.6 编程语言 VHDL 在ISE 中调用ModelSim 进行仿真-、assert (s_cyi((DWIDTH-1)/4) = 0 ) and (s_ovi = 0 ) and (s_qutnt = conv_std_logic_vector(v_quot,DWIDTH)) and (s_rmndr = conv_std_log
ModelSim_SE_6.5_downloads_install_Configuration.ra
- 详细的介绍了modelsim的下载，破解，编译xilinx库，配置的问题，非常详细-Described in detail modelsim download, crack, the compiler library xilinx, configuration problems, in great detail
Verilog1C21B21A4_1237797332
- Verilog HDL Introduction 1.1 Verilog HDL Introduction 1.2 The basic concept of using the Verilog 1.3 Verilog HDL design concept of modular and hierarchical 1.4 Gate-level design module 1.5 data processing module design 1.6 Behavior Model
Altera_FPGA_develop(QuartusII_7.2_ModelSim_6.5).ra
- Altera FPGA开发说明（QuartusII 7.2 & ModelSim 6.5）.pdf 建立和编译QII项目 modelsim功能仿真 QII引脚分配 modelsim时序仿真（建立Altera仿真库） QII下载 -Altera FPGA Development Descr iption (QuartusII 7.2 & ModelSim 6.5). Pdf project to establish and build QII QII pin ass
32Kfft
- 32KFFT例程，适用于Quartus II 5.0 or later。- This design example requires the following software package: o Quartus II 5.0 or later o FFT MegaCore v2.1.3 o ModelSim version 6.0 or later
modelsimPcrack
- modelsim 的crack，能够破解6.5se-modelsim of the crack, to break 6.5se
Modelsim_6.5_SE
- Modelsim_6.5_SE的安装方法，描述的非常详细，十分轻松的安装好！-Modelsim_6.5_SE installation method, described in great detail, very easy to install!
modelsim-SE-PLUS-6.5
- 自己总结的关于modelsim6.5的一些用法，希望可以与大家分享-something on the use of modelsim 6.5
mux16
- 十六位乘法器的verilog hdl 实现 及 modelsim 仿真 环境为quartusii9.0 自动调用modelsim 6.5输出仿真结果-fpga verilog hdl modelsim quartusii 16-bit multiplier
MentorKG
- modelsim 6.5 crack license