当前位置：
首页 资源下载
搜索资源 - vhdl for logic synthesis
搜索资源列表
-
0下载：
本文研究了SMBus
规范，介绍了典型的基于片上系统（SoC）设计的知识产权核（IP）实现，采用自顶向下
(Top-down)的集成电路设计方法完成了设计，并架构了基于总线功能模型(BFM)的验证平台
完成功能仿真，顺利完成了逻辑综合和时序仿真。FPGA 验证和投片后测试均表明设计具有
良好的性能。-This paper studies the SMBus specification, based on the introduction of the typical system
-
-
0下载：
This volume presents new results in the design of embedded control systems, each chapter authored by an expert. The text focuses on current issues with new approaches for the analysis and synthesis of discrete systems and is aimed at programmable log
-
-
0下载：
Quartus II was a development tool of CPLD / FPGA by Altera Company. Quartus II provides a fully integrated circuit structure and has nothing with the development package environment, it has all the features of digital logic design, it is including: a
-
-
0下载：
This document is meant to be an introduction to VHDL both as a simulation language and an input
language for automatic logic synthesis. It is based on material originally prepared for the ASIC Design
Laboratory taught at the University of Twente
-
-
0下载：
首先要知道自己在干什么？数字电路(fpga/asic)设计就是逻辑电路的实现，这样子说太窄了，因为asic还有不少是模拟的，呵呵。我们这里只讨论数字电路设计。实际上就是如何把我们从课堂上学到的逻辑电路使用原理图(很少有人用这个拉)，或者硬件描述语言(Verilog/VHDL)来实现，或许你觉得这太简单了，其实再复杂的设计也就是用逻辑门电路搭起来的。你学习逻辑电路的时候或许会为卡拉图，触发器状态推倒公式而感到迷惑，但是其实有一点可以放心的是，实际设计中只要求你懂得接口时序和功能就可以了，用不着那么
-
