资源列表
通信协议FPGA
- 本设计是基于FPGA的高速并行接口通信接口和协议设计,该设计使用的是8 位并行接口,通过配置FPGA的FIFO寄存器保证了在高速并行下的数据稳定性,在 最终的测试中,该协议能够稳定传输的速度为80Mbps。(This design is based on FPGA high-speed parallel interface communication interface and protocol design, the design uses 8 Bit parallel interface
Day-1-Training-Material
- OneSpin培训资料 OneSpin用于做断言验证。-OneSpin training material is used to study assertion verification in ASIC design.
vhdl
- 《可编程逻辑器件和VHDL》的课件以及课后习题。可用于自学可编程逻辑器件和VHDL,很基础,适合初学者。-Programmable logic devices and VHDL courseware as well as after-school exercise. Can be used for self-programmable logic devices and VHDL, very basic, suitable for beginners.
clock
- 多功能数字钟,、在Quartus 2环境中编译通过; 4、仿真通过并得到正确的波形; 5、给出相应的设计报告 -clock
siga
- 2014电子设计大赛e题固件模块代码,很好的实现功能。-2014 electronic design contest e Title firmware module code, very good to achieve function.
noise
- 使用FPGA搭建NOISE||内核,在内核基础上进行工程建立。(Using the FPGA to build NOISE || kernel, based on the kernel to build the project.)
project_zynq
- 使用ZYNQ创建一个控制外设的MicroBlaze-Use ZYNQ to create a control peripheral MicroBlaze
axis_fifo
- VIVADO下使用verilog编码的axi fifo的简单使用,仿真通过,供初学者学习。-Use the following VIVADO verilog coding axi fifo simple to use, through simulation, for beginners to learn.
GPU_LDPC+硕士毕设论文详解
- QC LDPC的编码译码 代码与论文配套 是研究生毕设 可运行 代码风格优秀(QC LDPC Coding and Decoding Code and Paper Matching are Excellent Style of Running Code for Graduate Students)
udp_ip_stack_latest.tar
- Udp-IP Stack for ethernet on fpga (vhdl descr iption)
udp_ip_stack_latest.tar
- 用FPGA实现UDP/IP协议传输,有很多版本,可以参考参考-FPGA implementation using UDP/IP protocol to transfer
project1
- 音乐计算器的设计与实现。完成加减与或比较计算,能显示进位借位零位,能根据结果的正负发出两首不同的音乐。(Design and implementation of music calculator. Complete addition and subtraction and comparison calculation, can display carry and borrow zero, can send out two different music according to the posi