CDN加速镜像 | 设为首页 | 加入收藏夹
当前位置: 首页 源码下载 嵌入式/单片机编程 VHDL编程

资源列表

« 1 2 ... .84 .85 .86 .87 .88 189.90 .91 .92 .93 .94 ... 4323 »
  1. 2672

    0下载:
  2. Genetic algorithm based reactive power optimization, ML estimation method can be a good signal to noise ratio, Calculation of the Euclidean distance between the two matrices.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-27
    • 文件大小:4kb
    • 提供者:yeikingnan
  1. ccvfk

    0下载:
  2. Modulated signals to calculate its density Pu-related, matlab prepared cellular automata, Combination formula DSmT evidence reasoning calculation function.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-30
    • 文件大小:4kb
    • 提供者:fuifaojangyiu
  1. nf045

    0下载:
  2. Rotating machinery 2-d holographic spectrum calculation, Including regression analysis and probability and statistics, Minimum mean square error MSE calculation algorithm.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-20
    • 文件大小:4kb
    • 提供者:fuifaojangyiu
  1. funfao_v58

    0下载:
  2. Relief computing classification weight, Computation Method D phononic bandgap plane wave, Energy entropy calculation.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-29
    • 文件大小:4kb
    • 提供者:yvkfngbn
  1. BCH

    0下载:
  2. BCH coder and decoder. Uses special DMA connection
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-24
    • 文件大小:17kb
    • 提供者:Arrtix
  1. e55_mul_addtree

    0下载:
  2. 实现4位乘法器的流水线操作计算,便于理解流水线(The implementation of pipelined operation of 4 bit multiplier is convenient for understanding pipelining)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-23
    • 文件大小:103kb
    • 提供者:yuanjingwei
  1. DS18B20

    0下载:
  2. 配置DS18B20的FPGA的简易代码,方便移植和修改。(Configure the FPGA code for DS18B20)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-27
    • 文件大小:2kb
    • 提供者:icei84
  1. FPGA那些事儿--TimeQuest静态时序分析REV7.0

    0下载:
  2. FPGA那些事儿--TimeQuest静态时序分析(FPGA those things, --TimeQuest static timing analysis)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-20
    • 文件大小:8.69mb
    • 提供者:朱泉逸
  1. ad9516_peizhi

    1下载:
  2. 实现ad9516的配置(11/5000 Implement the configuration of ad9516 Implement the configuration of ad9516)
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-28
    • 文件大小:1.06mb
    • 提供者:见你呢
  1. nk850

    0下载:
  2. For lack of EMD, Including principal component analysis, factor analysis, Bayesian analysis, Using wavelet denoising thought.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-22
    • 文件大小:4kb
    • 提供者:fentanhen
  1. im726

    0下载:
  2. Modeling and simulation pwm rectifier Channelized receiver based on multi-phase structure, matlab implements five gray correlation degree computing model.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-24
    • 文件大小:3kb
    • 提供者:nengqeisui
  1. jqhiy

    0下载:
  2. ofdm system simulation including 16qam modulation fft windowing modules plus cp, Can be widely used in data analysis and forecast data, Partially achieved tracking speed iterative relaxation algorithm.
  3. 所属分类:VHDL/FPGA/Verilog

    • 发布日期:2017-12-28
    • 文件大小:3kb
    • 提供者:nengqeisui
« 1 2 ... .84 .85 .86 .87 .88 189.90 .91 .92 .93 .94 ... 4323 »
搜珍网 www.dssz.com